EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74FCT32932-100PA

Description
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
File Size88KB,9 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

IDT74FCT32932-100PA Overview

3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER

IDT74FCT3932-100, IDT74FCT32932-100
LOW SKEW PLL-BASED CLOCK DRIVER
COMMERCIAL TEMPERATURE RANGES
IDT74FCT3932-100
IDT74FCT32932-100
3.3V LOW SKEW PLL-BASED
ADVANCE INFORMATION
CMOS CLOCK DRIVER
Integrated Device Technology, Inc.
FEATURES:
0.5 MICRON CMOS Technology
Guaranteed low skew
16 programmable frequency configurations
17 3-state outputs:
±24
mA FCT3932
±8
mA FCT32932
Output configuration:
BANK1: 4 outputs
BANK2: 8 outputs
BANK3: 5 outputs
Dedicated feedback output (Q_FB)
Maximum output frequency: 100MHz
V
CC
= 3.3V
±0.3V
Inputs can be driven from 3.3V or 5V components
Available in 48 SSOP, TSSOP packages
Suited to SDRAM applications
DESCRIPTION:
The FCT3932 uses phase-lock loop technology to lock the
frequency and phase of the feedback to the input reference
clock. It provides a large number of low skew outputs that are
configurable in 16 different modes using the CNTRL 1-4
inputs. A dedicated output, Q_FB, is provided to supply the
PLL feedback and it should be connected to the FEEDBACK
input. Q_FB is located adjacent to FEEDBACK to minimize
the delay in the feedback path. In order to offset any delay in
the output path from the FCT3932 output to a receiving device,
feedback path delay should be made to match this output path
delay.
The PLL consists of the phase/frequency detector, charge
pump, loop filter and VCO. The FCT3932 requires no external
loop filter components.
The FCT3932 provides 17 outputs grouped in 3 banks with
individual 3-state control and an additional dedicated feed-
back output with no disable. Connecting Q_FB to FEEDBACK
ensures uninterrupted PLL operation when all outputs are
disabled.
Individual bank 3-state allows users to disable unused
outputs in order to limit power dissipation or minimize switch-
ing noise. It also allows users to shut down outputs in low
power modes while maintaining phase lock.
The FCT3932 provides a LOCK pin that goes high when the
device is phase-locked.
The user can bypass the PLL for testability purposes by
deasserting PLL_EN. In this "test" mode, the input frequency
is not limited to the specified range.
The FCT3932 provides an asynchronous reset input,
,
which resets all outputs. This initializes all internal registers so
that outputs start up in a known state.
RST
APPLICATIONS:
SDRAM DIMM Clock, Caches, high speed microproces-
sors, motherboard clock distribution to DIMMs.
FUNCTIONAL BLOCK DIAGRAM
FEEDBACK
LOCK
Charge
Pump &
Loop Filter
Voltage
Controlled
Oscillator
REF_IN
Phase/Freq.
Detector
PLL_EN
0
Mux
1
OE
1
OE
2
OE
3
Q4
1-4
(BANK 1)
Q8
1-8
(BANK 2)
Q5
1-5
(BANK 3)
C
O
N
T
R
O
L
CNTRL1-4
Q_FB
RST
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
3267 drw 01
COMMERCIAL TEMPERATURE RANGE
©1996
Integrated Device Technology, Inc.
NOVEMBER 1996
9.9
9.9
DSC-3267/2
1
1

IDT74FCT32932-100PA Related Products

IDT74FCT32932-100PA IDT74FCT32932-100PV IDT74FCT3932-100 IDT74FCT3932-100PV IDT74FCT3932-100PA
Description 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
04 Provincial Competition Electrical Design Topic Elevator MCU Program
[i=s] This post was last edited by paulhyde on 2014-9-15 04:04 [/i] This was made using the board issued by NEC (now Renesas) in the national competition. I didn't pay special attention to the pin fun...
shaxiaoziningyi Electronics Design Contest
LED packaging quality control
[size=10.5pt][font=宋体][size=5]The problems that may occur in the LED packaging process are pointed out one by one, and solutions are proposed, focusing on the impact of the packaging position on the L...
songbo PCB Design
Analysis on the damage mechanism of triode used in lamps
1. Research on the damage mechanism of triodes for lamps and the development process of triodes for Shen Ai lamps 2. Hfe, "transient cold explosion" and Shen Ai anti-saturation circuit 3. ts, μe and o...
雪人001 Analog electronics
DSP F2812 Programming Summary and Techniques
[p=30, 2, left][size=4][font=Verdana][font=宋体]When I started learning DSP, I wanted to find a book to read through, and wanted to understand DSP at once and then program. Later I found that it was too...
fish001 DSP and ARM Processors
Holtek eight-bit A/D microcontroller HT46RU22
Holtek Semiconductor has added another new member to its A/D Type MCU series. HT46RU22 is Holtek's new generation eight-bit A/D microcontroller. The difference in specifications from the existing prod...
fighting Robotics Development
Sunbathe "Ferrero"
[i=s]This post was last edited by ddllxxrr on 2014-2-24 11:11[/i] {:1_144:} I have to thank SOSO and eric_wang for posting this. When I bought this, the system seemed to have a malfunction. The chip c...
ddllxxrr Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 477  563  1511  2824  1869  10  12  31  57  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号