EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74FCT3932-100PV

Description
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
File Size88KB,9 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

IDT74FCT3932-100PV Overview

3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER

IDT74FCT3932-100, IDT74FCT32932-100
LOW SKEW PLL-BASED CLOCK DRIVER
COMMERCIAL TEMPERATURE RANGES
IDT74FCT3932-100
IDT74FCT32932-100
3.3V LOW SKEW PLL-BASED
ADVANCE INFORMATION
CMOS CLOCK DRIVER
Integrated Device Technology, Inc.
FEATURES:
0.5 MICRON CMOS Technology
Guaranteed low skew
16 programmable frequency configurations
17 3-state outputs:
±24
mA FCT3932
±8
mA FCT32932
Output configuration:
BANK1: 4 outputs
BANK2: 8 outputs
BANK3: 5 outputs
Dedicated feedback output (Q_FB)
Maximum output frequency: 100MHz
V
CC
= 3.3V
±0.3V
Inputs can be driven from 3.3V or 5V components
Available in 48 SSOP, TSSOP packages
Suited to SDRAM applications
DESCRIPTION:
The FCT3932 uses phase-lock loop technology to lock the
frequency and phase of the feedback to the input reference
clock. It provides a large number of low skew outputs that are
configurable in 16 different modes using the CNTRL 1-4
inputs. A dedicated output, Q_FB, is provided to supply the
PLL feedback and it should be connected to the FEEDBACK
input. Q_FB is located adjacent to FEEDBACK to minimize
the delay in the feedback path. In order to offset any delay in
the output path from the FCT3932 output to a receiving device,
feedback path delay should be made to match this output path
delay.
The PLL consists of the phase/frequency detector, charge
pump, loop filter and VCO. The FCT3932 requires no external
loop filter components.
The FCT3932 provides 17 outputs grouped in 3 banks with
individual 3-state control and an additional dedicated feed-
back output with no disable. Connecting Q_FB to FEEDBACK
ensures uninterrupted PLL operation when all outputs are
disabled.
Individual bank 3-state allows users to disable unused
outputs in order to limit power dissipation or minimize switch-
ing noise. It also allows users to shut down outputs in low
power modes while maintaining phase lock.
The FCT3932 provides a LOCK pin that goes high when the
device is phase-locked.
The user can bypass the PLL for testability purposes by
deasserting PLL_EN. In this "test" mode, the input frequency
is not limited to the specified range.
The FCT3932 provides an asynchronous reset input,
,
which resets all outputs. This initializes all internal registers so
that outputs start up in a known state.
RST
APPLICATIONS:
SDRAM DIMM Clock, Caches, high speed microproces-
sors, motherboard clock distribution to DIMMs.
FUNCTIONAL BLOCK DIAGRAM
FEEDBACK
LOCK
Charge
Pump &
Loop Filter
Voltage
Controlled
Oscillator
REF_IN
Phase/Freq.
Detector
PLL_EN
0
Mux
1
OE
1
OE
2
OE
3
Q4
1-4
(BANK 1)
Q8
1-8
(BANK 2)
Q5
1-5
(BANK 3)
C
O
N
T
R
O
L
CNTRL1-4
Q_FB
RST
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
3267 drw 01
COMMERCIAL TEMPERATURE RANGE
©1996
Integrated Device Technology, Inc.
NOVEMBER 1996
9.9
9.9
DSC-3267/2
1
1

IDT74FCT3932-100PV Related Products

IDT74FCT3932-100PV IDT74FCT32932-100PA IDT74FCT32932-100PV IDT74FCT3932-100 IDT74FCT3932-100PA
Description 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
We caught the last train of 2017 and we got engaged!!!
At my age now, I am definitely an older bachelor... Due to work reasons, I have never found anyone suitable. My family is always pushing me. I have no time to work every day. Not long ago, my family i...
RF-刘海石 Talking
Microcontroller
A brief introduction to at89s52...
黑脸 MCU
BeagleBone NFS boot configuration and process
Author: chenzhuflyQQ: 36886052 (Please indicate the source when reprinting)As for setting up the BeagleBone development environment, two forum members have already made detailed records, so I will not...
chenzhufly DSP and ARM Processors
WDK+DDKWizard+vs2008 environment, all set up but always generates win7 sys, what's going on
As the title says. I copied ddkbuild.bat and cmd to the winddk directory, added the wxpbase environment variable, and selected the vc directory. I used ddkwizard to build a driver, selected the winxp ...
heda969240 Embedded System
Looking for a current/voltage limiting IC
Now there are two outputs 12V / 5V. Because of power limitation, the output current must be limited. When the output current is too large, the current limiting IC must have an output (such as an exter...
fangfang120 DIY/Open Source Hardware
Good News for the Blind: Seeing the World with Your Tongue
With the help of the BrainPort, a device developed in the United States, blind people can read, identify the shapes of objects and walk independently, which may completely change the lives of blind pe...
天天谈芯 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2838  2288  623  1523  255  58  47  13  31  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号