ispLSI3256E-100LQ datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> ispLSI3256E-100LQ

ispLSI3256E-100LQ: DescriptionIn-System Programmable High Density PLD; CategoryProgrammable logic devices Programmable logic; File Size157KB，15 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric Compare View All

ispLSI3256E-100LQ Overview

In-System Programmable High Density PLD

ispLSI3256E-100LQ Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Lattice
Parts packaging code	QFP
package instruction	PLASTIC, QFP-304
Contacts	304
Reach Compliance Code	_compli
ECCN code	EAR99
Other features	YES
maximum clock frequency	100 MHz
In-system programmable	YES
JESD-30 code	S-PQFP-G304
JESD-609 code	e0
JTAG BST	YES
length	40 mm
Humidity sensitivity level	3
Dedicated input times
Number of I/O lines	256
Number of macro cells	256
Number of terminals	304
Maximum operating temperature	70 °C
Minimum operating temperature
organize	0 DEDICATED INPUTS, 256 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	FQFP
Encapsulate equivalent code	QFP304,1.7SQ,20
Package shape	SQUARE
Package form	FLATPACK, FINE PITCH
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Programmable logic type	EE PLD
propagation delay	10 ns
Certification status	Not Qualified
Maximum seat height	4.5 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	40 mm

Preview

Download Datasheet

View All

ispLSI 3256E

In-System Programmable High Density PLD

Features

• HIGH-DENSITY PROGRAMMABLE LOGIC

— 256 I/O Pins

— 12000 PLD Gates

— 512 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

• HIGH PERFORMANCE E CMOS TECHNOLOGY

—

max

= 100 MHz Maximum Operating Frequency

—

= 10 ns Propagation Delay

— TTL Compatible Inputs and Outputs

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

— 5V In-System Programmable (ISP™) using Lattice

ISP or Boundary Scan Test (IEEE 1149.1) Protocol

— Increased Manufacturing Yields, Reduced Time-to-

Market, and Improved Product Quality

— Reprogram Soldered Devices for Faster Debugging

• 100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE

• OFFERS THE EASE OF USE AND FAST SYSTEM

SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY

OF FIELD PROGRAMMABLE GATE ARRAYS

— Complete Programmable Device Can Combine Glue

Logic and Structured Designs

— Five Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control to Mini-

mize Switching Noise

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

• ispDesignEXPERT™ – LOGIC COMPILER AND COM-

PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL

SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

— Superior Quality of Results

— Tightly Integrated with Leading CAE Vendor Tools

— Productivity Enhancing Timing Analyzer, Explore

Tools, Timing Simulator and ispANALYZER™

— PC and UNIX Platforms

Functional Block Diagram

ORP

D Q

ORP

Boundary

Scan

ORP

Array

D Q

ORP

AND Array

D Q

Twin

GLB

D Q

ORP

D Q

ORP

Global Routing Pool

ORP

0139A/3256E

Description

The ispLSI 3256E is a High Density Programmable Logic

Device containing 512 Registers, 256 Universal I/O pins,

five Dedicated Clock Input Pins, 16 Output Routing Pools

(ORP) and a Global Routing Pool (GRP) which allows

complete inter-connectivity between all of these ele-

ments. The ispLSI 3256E features 5V in-system

programmability and in-system diagnostic capabilities.

The ispLSI 3256E offers non-volatile reprogrammability

of the logic, as well as the interconnect to provide truly

reconfigurable systems.

The basic unit of logic on the ispLSI 3256E device is the

Twin Generic Logic Block (Twin GLB) labelled A0, A1...H3.

There are a total of 32 Twin GLBs in the ispLSI 3256E

device. Each Twin GLB has 24 inputs, a programmable

AND array and two OR/Exclusive-OR Arrays and eight

outputs which can be configured to be either combinato-

rial or registered. All Twin GLB inputs come from the

GRP.

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

June 2002

3256e_08

ORP

Array

ORP

ispLSI3256E-100LQ Related Products

	ispLSI3256E-100LQ	3256E	ispLSI3256E-70LB320
Description	In-System Programmable High Density PLD	In-System Programmable High Density PLD	In-System Programmable High Density PLD
Is it Rohs certified?	incompatible	-	incompatible
Parts packaging code	QFP	-	BGA
package instruction	PLASTIC, QFP-304	-	BGA-320
Contacts	304	-	320
Reach Compliance Code	_compli	-	_compli
ECCN code	EAR99	-	EAR99
Other features	YES	-	SYNCHRONOUS & ASYNCHRONOUS CLOCKS; 32 GLBS
maximum clock frequency	100 MHz	-	70 MHz
In-system programmable	YES	-	YES
JESD-30 code	S-PQFP-G304	-	S-PBGA-B320
JTAG BST	YES	-	YES
length	40 mm	-	40 mm
Humidity sensitivity level	3	-	3
Number of I/O lines	256	-	256
Number of macro cells	256	-	256
Number of terminals	304	-	320
Maximum operating temperature	70 °C	-	70 °C
organize	0 DEDICATED INPUTS, 256 I/O	-	0 DEDICATED INPUTS, 256 I/O
Output function	MACROCELL	-	MACROCELL
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	FQFP	-	FBGA
Encapsulate equivalent code	QFP304,1.7SQ,20	-	BGA320,24X24,50
Package shape	SQUARE	-	SQUARE
Package form	FLATPACK, FINE PITCH	-	GRID ARRAY, FINE PITCH
Peak Reflow Temperature (Celsius)	225	-	NOT SPECIFIED
power supply	5 V	-	5 V
Programmable logic type	EE PLD	-	EE PLD
propagation delay	10 ns	-	15 ns
Certification status	Not Qualified	-	Not Qualified
Maximum seat height	4.5 mm	-	4.5 mm
Maximum supply voltage	5.25 V	-	5.25 V
Minimum supply voltage	4.75 V	-	4.75 V
Nominal supply voltage	5 V	-	5 V
surface mount	YES	-	YES
technology	CMOS	-	CMOS
Temperature level	COMMERCIAL	-	COMMERCIAL
Terminal form	GULL WING	-	BALL
Terminal pitch	0.5 mm	-	0.5 mm
Terminal location	QUAD	-	BOTTOM
Maximum time at peak reflow temperature	30	-	NOT SPECIFIED
width	40 mm	-	40 mm

Recommended Resources

Short circuit protection electronic circuit diagram

Joyoung JYC-22F electromagnetic cooker pulse width signal output circuit

Switching power supply circuit of Tsinghua Tongfang Computer DVP-P636 DVD player

Bidirectional diode trigger circuit

Transport vehicle trailer tire flat alarm

555 motorcycle DC ignition circuit

How does this circuit oscillate?: [img]file:///D:/My Documents/My%20Pictures/Linear Switch Dual-Purpose Power Supply.jpg[/img]...; ggjankecj Analog electronics

Creating a Thread: Pthreads provides the function pthread_create() to define and start a new thread: #include int pthread_create(pthread_t *thread, const pthread_attr_t *attr, void *(start_routine)(void *), void *arg); ...; chenbingjy Linux and Android

【LPC54100】Power on after delivery: [i=s]This post was last edited by ljj3166 on 2015-2-14 15:42[/i] The almighty SF Express is open all the time. I heard that the courier fee has increased. Thanks for the support of the forum. The pict...; ljj3166 NXP MCU

Why are hybrid cars neglected in China?: The Beijing Auto Show held last week is undoubtedly the most anticipated event in the Chinese auto industry. However, before the opening of the auto show, the first thing I encountered was a giant in ...; kandy2059 Automotive Electronics

About the ADC14 temperature calibration parameters of MSP432: Do I need to know the temperature calibration parameters when using the temperature sensor inside 432? According to the data sheet and sample code, the two parameters should be in the device descripto...; TWENLONG Microcontroller MCU

Looking for help! Design of human-computer interaction system for soybean meal production in oil mill: Design of Human-machine Interaction System for Soybean Meal Production in Oil Mill 1. Master the basic principles of PLC 2. Master the hardware and instructions of PLC 3. Master the method of using co...; wangjun01 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components