EEWORLDEEWORLDEEWORLD

Part Number

Search

S70GL02GS12FHIV10

Description
Flash Memory Nor
Categorystorage   
File Size314KB,19 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric Compare View All

S70GL02GS12FHIV10 Online Shopping

Suppliers Part Number Price MOQ In stock  
S70GL02GS12FHIV10 - - View Buy Now

S70GL02GS12FHIV10 Overview

Flash Memory Nor

S70GL02GS12FHIV10 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerCypress Semiconductor
Product CategoryFlash Memory
RoHSDetails
Mounting StyleSMD/SMT
Package / CaseFBGA-64
Memory Size2 Gbit
Interface TypeParallel
Memory TypeNOR
Speed120 ns
Supply Voltage - Max3.6 V
Supply Voltage - Min2.7 V
Supply Current - Max160 mA
Operating Temperature Range- 40 C to + 85 C
PackagingTray
Organization256 M x 8, 128 M x 16
ArchitectureMirrorBit Eclipse
Data Bus Width8 bit, 16 bit
Maximum Operating Temperature+ 85 C
Minimum Operating Temperature- 40 C
Moisture SensitiveYes
StandardCommon Flash Interface (CFI)
Factory Pack Quantity180
Timing TypeAsynchronous
S70GL02GS
2 Gbit (256 MBytes), 3.0 V Flash Memory
General Description
The Cypress S70GL02GS 2-Gigabit MirrorBit
®
Flash memory device is fabricated on 65 nm MirrorBit Eclipse process technology. This
device offers a fast page access time of 25 ns with a corresponding random access time of 110 ns. It features a Write Buffer that
allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than
standard single byte/word programming algorithms. This makes the device an ideal product for today’s embedded applications that
require higher density, better performance and lower power consumption.
This document contains information for the S70GL02GS device, which is a dual die stack of two S29GL01GS die. For detailed
specifications, please refer to the discrete die datasheet.
Document
S29GL01GS Datasheet
Cypress Document Number
001-98285
Distinctive Characteristics
CMOS 3.0 Volt Core with Versatile I/O™
Two 1024 Megabit (S29GL01GS) in a single 64-ball
Fortified-BGA package (see
S29GL01GS datasheet
for full
specifications)
65 nm MirrorBit Eclipse™ process technology
Single supply (V
CC
) for read / program / erase (2.7V to 3.6V)
Versatile I/O Feature
– Wide I/O voltage (VIO): 1.65V to V
CC
x16 data bus
16-word/32-byte page read buffer
512-byte Programming Buffer
– Programming in Page multiples, up to a maximum of 512
bytes
Sector Erase
– Uniform 128-Kbytes sectors
– S70GL02GS: two thousand forty-eight sectors
Suspend and Resume commands for Program and Erase
operations
Status Register, Data Polling, and Ready/Busy pin methods
to determine device status
Advanced Sector Protection (ASP)
– Volatile and non-volatile protection methods for each
sector
Separate 1024-bye One Time Program (OTP) array with two
lockable regions
– Available in each device Support for CFI (Common Flash
Interface)
WP# input
– Protects first or last sector, or first and last sectors of each
device, regardless of sector protection settings
Industrial temperature range (
40°C to +85°C)
Automotive AEC-Q100 Grade 3 (
40°C to +85°C)
Automotive AEC-Q100 Grade 2 (
40°C to +105°C)
100,000 erase cycles per sector typical
20-year data retention typical
Packaging Options
– 64-ball LSH Fortified BGA, 13 mm
11 mm
Cypress Semiconductor Corporation
Document Number: 001-98296 Rev. *J
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised August 09, 2017

S70GL02GS12FHIV10 Related Products

S70GL02GS12FHIV10 S70GL02GS11FHV020 S70GL02GS11FHSS60 S70GL02GS12FHB020
Description Flash Memory Nor Flash Memory Nor Flash Memory Nor
Manufacturer Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor
Product Category Flash Memory Flash Memory Flash Memory Flash Memory
RoHS Details Details Details Details
Mounting Style SMD/SMT SMD/SMT SMD/SMT SMD/SMT
Package / Case FBGA-64 FBGA-64 FBGA-64 FBGA-64
Memory Size 2 Gbit 2 Gbit 2 Gbit 2 Gbit
Interface Type Parallel Parallel Parallel Parallel
Memory Type NOR NOR NOR NOR
Speed 120 ns 110 ns 110 ns 120 ns
Supply Voltage - Max 3.6 V 3.6 V 3.6 V 3.6 V
Supply Voltage - Min 2.7 V 2.7 V 2.7 V 2.7 V
Supply Current - Max 160 mA 160 mA 160 mA 160 mA
Packaging Tray Tray Tray Tray
Organization 256 M x 8, 128 M x 16 256 M x 8, 128 M x 16 256 M x 8, 128 M x 16 256 M x 8, 128 M x 16
Architecture MirrorBit Eclipse MirrorBit Eclipse MirrorBit Eclipse MirrorBit Eclipse
Data Bus Width 8 bit, 16 bit 8 bit, 16 bit 8 bit, 16 bit 8 bit, 16 bit
Standard Common Flash Interface (CFI) Common Flash Interface (CFI) Common Flash Interface (CFI) Common Flash Interface (CFI)
Factory Pack Quantity 180 1 180 180
Timing Type Asynchronous Asynchronous Asynchronous Asynchronous
Moisture Sensitive Yes - Yes Yes
Looking for smart home partners! Familiar with ARM or MCU required!
Last year, I posted a thread on the DIY forum, hoping to build a smart home. I received attention and help from many friends, for which I am very grateful!Now my smart home solution is basically compl...
寒山飞雪 DIY/Open Source Hardware
Keystroke Programming
[size=4]You may think: keystrokes? This is very simple. Just press a level and raise a level to enter different processing according to the io status. What's so complicated? It's not like that. Let me...
huo_hu 51mcu
Good resources of the week (embedded) Second week of May
[url=https://download.eeworld.com.cn/detail/yaoniming3k/67791]uCos/III MDK Project[/url] [url=https://download.eeworld.com.cn/detail/huage123/544900]LwIP transplantation notes under uCOS platform[/url...
okhxyyo Embedded System
Moderator, what are the disadvantages of pulling up the Jtck of STM32 to 10K?
I accidentally pulled JTCK up to 10K, and I don't know what the harm is if I run it for a long time.I look forward to your reply!...
jerrygang stm32/stm8
Serial port debugging assistant
[i=s] This post was last edited by paulhyde on 2014-9-15 09:27 [/i] I saw someone suggested it in the forum before, so I uploaded a serial port debugging assistant software~~...
xianghong123 Electronics Design Contest
KW40Z + NXP BLE protocol stack software architecture and application layer code analysis
[b]1 [b]Analysis of NXP's BLE protocol stack software architecture and application layer code[/b][/b][align=left][color=#333333][font=Arial]This chapter introduces the BLE protocol stack software [col...
mars4zhu NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 933  2176  2394  305  1082  19  44  49  7  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号