74HC4040; 74HCT4040
12-stage binary ripple counter
Rev. 5 — 3 February 2016
Product data sheet
1. General description
The 74HC4040; 74HCT4040 is a 12-stage binary ripple counter with a clock input (CP),
an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to
Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears
all counter stages and forces all outputs LOW, independent of the state of CP. Each
counter stage is a static toggle flip-flop. Inputs include clamp diodes that enable the use of
current limiting resistors to interface inputs to voltages in excess of V
CC
.
2. Features and benefits
Complies with JEDEC standard no. 7A
Input levels:
For 74HC4040: CMOS level
For 74HCT4040: TTL level
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and from
40 C
to +125
C
3. Applications
Frequency dividing circuits
Time delay circuits
Control counters
4. Ordering information
Table 1.
Ordering information
Package
Temperature range
74HC4040D
74HCT4040D
74HC4040DB
74HCT4040DB
40 C
to +125
C
SSOP16
40 C
to +125
C
Name
SO16
Description
plastic small outline package; 16 leads; body
width 3.9 mm
Version
SOT109-1
Type number
plastic shrink small outline package; 16 leads; body SOT338-1
width 5.3 mm
Nexperia
74HC4040; 74HCT4040
12-stage binary ripple counter
Table 1.
Ordering information
…continued
Package
Temperature range
Name
TSSOP16
Description
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
Version
SOT403-1
40 C
to +125
C
40 C
to +125
C
Type number
74HC4040PW
74HCT4040PW
74HC4040BQ
74HCT4040BQ
DHVQFN16 plastic dual in-line compatible thermal enhanced
SOT763-1
very thin quad flat package; no leads; 16 terminals;
body 2.5
3.5
0.85 mm
5. Functional diagram
Fig 1.
Functional diagram
Fig 2.
Logic symbol
Fig 3.
IEC logic symbol
74HC_HCT4040
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 5 — 3 February 2016
©
2 of 82
Nexperia B.V. 2017. All rights reserved
Nexperia
74HC4040; 74HCT4040
12-stage binary ripple counter
Fig 4.
Logic diagram
6. Pinning information
6.1 Pinning
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 5.
Pin configuration SO16, SSOP16 and
TSSOP16
Fig 6.
Pin configuration DHVQFN16
74HC_HCT4040
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 5 — 3 February 2016
©
3 of 82
Nexperia B.V. 2017. All rights reserved
Nexperia
74HC4040; 74HCT4040
12-stage binary ripple counter
6.2 Pin description
Table 2.
Symbol
Q11
Q5
Q4
Q6
Q3
Q2
Q1
GND
Q0
CP
MR
Q8
Q7
Q9
Q10
V
CC
Pin description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Description
output 11
output 5
output 4
output 6
output 3
output 2
output 1
ground (0 V)
output 0
clock input (HIGH-to-LOW, edge-triggered)
master reset input (active HIGH)
output 8
output 7
output 9
output 10
positive supply voltage
7. Functional description
7.1 Function table
Table 3.
Input
CP
X
[1]
Function table
Output
MR
L
L
H
Q0 to Q11
no change
count
L
H = HIGH voltage level; L = LOW voltage level; X = don’t care;
= LOW-to-HIGH clock transition;
= HIGH-to-LOW clock transition.
74HC_HCT4040
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 5 — 3 February 2016
©
4 of 82
Nexperia B.V. 2017. All rights reserved
Nexperia
74HC4040; 74HCT4040
12-stage binary ripple counter
7.2 Timing diagram
Fig 7.
Timing diagram
8. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
Parameter
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
T
amb
=
40 C
to +125
C
SO16, SSOP16, TSSOP16 and
DHVQFN16 packages
[1]
[2]
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For SO16 package: P
tot
derates linearly with 8 mW/K above 70
C.
For SSOP16 and TSSOP16 packages: P
tot
derates linearly with 5.5 mW/K above 60
C.
For DHVQFN16 packages: P
tot
derates linearly with 4.5 mW/K above 60
C.
[2]
Conditions
V
I
<
0.5
V or VI > V
CC
+ 0.5 V
V
I
<
0.5
V or V
I
> V
CC
+ 0.5 V
0.5
V < V
O
< V
CC
+ 0.5 V
[1]
[1]
Min
0.5
-
-
-
-
-
65
-
Max
+7
20
20
25
50
50
+150
500
Unit
V
mA
mA
mA
mA
mA
C
mW
74HC_HCT4040
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 5 — 3 February 2016
©
5 of 82
Nexperia B.V. 2017. All rights reserved
京公网安备 11010802033920号
EEWORLD
