datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > W3HG128M64EEUXXXD4IMG
PDF
Preview

W3HG128M64EEUXXXD4IMG

Description
1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM
File Size209KB，14 Pages
ManufacturerWhite Electronic Designs Corporation
Websitehttp://www.wedc.com/
Download Datasheet Compare View All

W3HG128M64EEUXXXD4IMG Overview

1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM

W3HG128M64EEUXXXD4IMG Preview

White Electronic Designs
W3HG128M64EEU-D4
ADVANCED*
1GB – 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM
FEATURES
200-pin, Small-Outline DIMM (SO-DIMM), Raw
Card "B"
Fast data transfer rates: PC2-6400*, PC2-5300*,
PC2-4200 and PC2-3200
Utilizes 800*, 667*, 533 and 400 Mb/s DDR2
SDRAM components
V
CC
= V
CCQ
= 1.8V ± 0.1V
V
CCSPD
= 1.7V to 3.6V
JEDEC standard 1.8V I/O (SSTL_18-compatible)
Differential data strobe (DQS, DQS#) option
Four-bit prefetch architecture
DLL to align DQ and DQS transitions with CK
Multiple internal device banks for concurrent
operation
Supports duplicate output strobe (RDQS/RDQS#)
Programmable CAS# latency (CL): 3, 4, 5* and 6*
Adjustable data-output drive strength
On-Die Termination (ODT)
Posted CAS# latency: 0, 1, 2, 3 and 4
Serial Presence Detect (SPD) with EEPROM
64ms: 8,192 cycle refresh
Gold edge contacts
Single Rank
RoHS Compliant
JEDEC Package option
• 200 Pin (SO-DIMM)
• PCB – 29.20mm (1.150") TYP
NOTE: Consult factory for availability of:
• Vendor source control options
• Industrial temperature option
DESCRIPTION
The W3HG128M64EEU is a 128Mx64 Double Data Rate
2 SDRAM memory module based on 1Gb DDR2 SDRAM
components. The module consists of eight 128Mx8, in
FBGA package mounted on a 200 pin SO-DIMM FR4
substrate.
* This product is under development, is not qualified or characterized and is subject to
change or cancellation without notice.
OPERATING FREQUENCIES
PC2-6400*
Clock Speed
CL-t
RCD
-t
RP
* Consult factory for availability
PC2-5300*
333MHz
5-5-5
PC2-4200
266MHz
4-4-4
PC2-3200
200MHz
3-3-3
400MHz
6-6-6
March 2006
Rev. 0
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
PIN CONFIGURATION
PIN# SYMBOL PIN# SYMBOL PIN# SYMBOL PIN# SYMBOL
51
DQS2
101
A1
151
DQ42
1
V
REF
2
V
SS
52
DM2
102
A0
152
DQ46
53
V
SS
103
V
CC
153
DQ43
3
V
SS
4
DQ4
54
V
SS
104
V
CC
154
DQ47
5
DQ0
55
DQ18
105
A10/AP
155
V
SS
6
DQ5
56
DQ22
106
BA1
156
V
SS
7
DQ1
57
DQ19
107
BA0
157
DQ48
8
V
SS
58
DQ23
108
RAS#
158
DQ52
9
V
SS
59
V
SS
109
WE#
159
DQ49
10
DM0
60
V
SS
110
CS0#
160
DQ53
11
DQS0#
61
DQ24
111
V
CC
161
V
SS
12
V
SS
62
DQ28
112
V
CC
162
V
SS
13
DQS0
63
DQ25
113
CAS#
163
NC
14
DQ6
64
DQ29
114
ODT0
164
CK1
65
V
SS
115
NC
165
V
SS
15
V
SS
16
DQ7
66
V
SS
116
A13
166
CK1#
17
DQ2
67
DM3
117
V
CC
167
DQS6#
18
V
SS
68
DQS3#
118
V
CC
168
V
SS
19
DQ3
69
NC
119
NC
169
DQS6
20
DQ12
70
DQS3
120
NC
170
DM6
21
V
SS
71
V
SS
121
V
SS
171
V
SS
22
DQ13
72
V
SS
122
V
SS
172
V
SS
23
DQ8
73
DQ26
123
DQ32
173
DQ50
74
DQ30
124
DQ36
174
DQ54
24
V
SS
25
DQ9
75
DQ27
125
DQ33
175
DQ51
26
DM1
76
DQ31
126
DQ37
176
DQ55
27
V
SS
77
V
SS
127
V
SS
177
V
SS
28
V
SS
78
V
SS
128
V
SS
178
V
SS
29
DQS1#
79
CKE0
129
DQS4#
179
DQ56
30
CK0
80
NC
130
DM4
180
DQ60
31
DQS1
81
V
CC
131
DQS4
181
DQ57
32
CK0#
82
V
CC
132
V
SS
182
DQ61
83
NC
133
V
SS
183
V
SS
33
V
SS
34
V
SS
84
NC
134
DQ38
184
V
SS
35
DQ10
85
BA2
135
DQ34
185
DM7
36
DQ14
86
NC
136
DQ39
186
DQS7#
37
DQ11
87
V
CC
137
DQ35
187
V
SS
38
DQ15
88
V
CC
138
V
SS
188
DQS7
39
V
SS
89
A12
139
V
SS
189
DQ58
40
V
SS
90
A11
140
DQ44
190
V
SS
41
V
SS
91
A9
141
DQ40
191
DQ59
42
V
SS
92
A7
142
DQ45
192
DQ62
43
DQ16
93
A8
143
DQ41
193
V
SS
44
DQ20
94
A6
144
V
SS
194
DQ63
45
DQ17
95
V
CC
145
V
SS
195
SDA
46
DQ21
96
V
CC
146
DQS5#
196
V
SS
47
V
SS
97
A5
147
DM5
197
SCL
48
V
SS
98
A4
148
DQS5
198
SA0
49
DQS2#
99
A3
149
V
SS
199
V
CCSPD
50
NC
100
A2
150
V
SS
200
SA1
W3HG128M64EEU-D4
ADVANCED
PIN NAMES
SYMBOL
A0 - A13
ODT0
CK0, CK0#
CK1, CK1#
CKE0
CS0#
RAS#, CAS#, WE#
BA0 - BA2
DM0 - DM7
DQ0 - DQ63
DQS0 - DQS7
DQS0#-DQS7#
SCL
SA0-SA1
SDA
V
CC
V
REF
V
SS
V
CCSPD
NC
DESCRIPTION
Address input
On-Die Termination
Differential Clock Inputs
Differential Clock inputs
Clock Enable input
Chip select
Command Inputs
Bank Address Inputs
Input Data Mask
Data Input/Output
Data Strobe
Serial Clock for Presence Detect
Presence Detect Address Inputs
Serial Presence Detect Data
Power Supply
SSTL_18 reference voltage
Ground
Serial EEPROM Power Supply
No Connect
March 2006
Rev. 0
2
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
FUNCTIONAL BLOCK DIAGRAM
3Ω
CS0#
DQS0#
DQS0
DM0
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQS1#
DQS1
DM1
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQS2#
DQS2
DM2
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQS3#
DQS3
DM3
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
3Ω
W3HG128M64EEU-D4
ADVANCED
DQS4#
DQS4
DM4
DM CS# DQS DQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQS5#
DQS5
DM5
DM CS# DQS DQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQS6#
DQS6
DM6
DM CS# DQS DQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQS7#
DQS7
DM7
DM CS# DQS DQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
DM CS# DQS DQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
100Ω
DM CS# DQS DQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DM CS# DQS DQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DM CS# DQS DQS#
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
BA0-BA2
A0-A13
RAS#
CAS#
WE#
CKE0
ODT0
BA0-BA2: DDR2 SDRAMs
A0-A13: DDR2 SDRAMs
RAS#: DDR2 SDRAMs
CAS#: DDR2 SDRAMs
WE#: DDR2 SDRAMs
CKE0: DDR2 SDRAMs
ODT0: DDR2 SDRAMs
SCL
WP
Serial PD
A0
A1
A2
SDA
CK0
CK0#
100Ω
DDR2 SDRAMs x 4
SA0 SA1
CK1
CK1#
DDR2 SDRAMs x 4
V
CCSPD
V
CC
V
REF
V
SS
Serial PD
DDR2 SDRAMs
DDR2 SDRAMs
DDR2 SDRAMs, EEPROM
NOTE: 1. All resistor values are 22 ohm unless otherwise specified.
March 2006
Rev. 0
3
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
Symbol
V
CC
V
IN
, V
OUT
T
STG
T
CASE
T
OPR
I
I
Parameter
V
CC
Supply Voltage Relative to V
SS
Voltage on any Pin Relative to V
SS
Storage Temperature
DDR2 SDRAM Device Operating Temperature*
Operating Temperature (Ambient)
Input Leakage Current; Any input 0V ≤ V
IN
≤ V
CC
;
V
REF
input 0V ≤ V
IN
≤0.95V; (All other pins not under
test = 0V)
Min
-0.5
-0.5
-55
0
0
-40
W3HG128M64EEU-D4
ADVANCED
ABSOLUTE MAXIMUM DC CHARACTERISTICS
Max
2.3
2.3
100
85
65
40
Units
V
V
°C
°C
°C
µA
I
OZ
I
VREF
Output Leakage Current; 0V ≤ V
OUT
≤ V
CC
Q; DQs
and ODT are disabled
V
REF
Leakage Current; V
REF
= Valid V
REF
level
Command/Address,
RAS#, CAS#, WE# S#,
CKE
CK, CK#
DM
DQ, DQS, DQS#
-20
-5
-5
-16
20
5
5
16
µA
µA
* T
CASE
specifies as the temperature at the top center of the memory devices.
RECOMMENDED DC OPERATING CONDITIONS
All voltages referenced to V
SS
Parameter
Supply Voltage
I/O Reference Voltage
I/O Termination Voltage (system)
NOTE:
1. V
REF
is expected to equal V
CCQ
/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on V
REF
may not exceed
±1 percent of the DC value. Peak-to-peak AC noise on V
REF
may not exceed ±2 percent of V
REF
(DC). This measurement is to be taken at the nearest V
REF
bypass capacitor.
2. V
TT
is not applied directly to the device. V
TT
is a system supply for signal termination resistors, is expected to be set equal
to V
REF
and must track variations in the DC level of V
REF
.
Symbol
V
CC
V
REF
V
TT
Min
1.7
0.49 x V
CC
V
REF
- 40
Max
1.9
0.51 x V
CC
V
REF
+ 40
Units
V
V
mV
Notes
-
1
2
CAPACITANCE
T
A
= 25°C, f = 100MHz, V
CC
= 1.8V, V
REF
= V
SS
Parameter
Input Capacitance (A0-A12)
Input Capacitance (RAS#,CAS#,WE#)
Input Capacitance (CKE0)
Input Capacitance (CK0, CK0#)
Input Capacitance (CS0#)
Input Capacitance (DQS0#-DQS17#)
Input Capacitance (BA0-BA1)
Data input/output Capacitance (DQ0-DQ63)
NOTE:
* These capacitance values are based on worst case component values in conjunction with the circuit boards associated parasitic net capacitance.
Symbol
C
IN1
C
IN2
C
IN3
C
IN4
C
IN5
C
IN6
C
IN7
C
OUT
Max
35
35
31
15
31
6
35
6
Unit
pF
pF
pF
pF
pF
pF
pF
pF
March 2006
Rev. 0
4
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
DDR2 SDRAM components only
V
CC
= +1.8V ± 0.1V
Parameter
Operating one device
bank active-precharge
current;
Operating one device
bank active-read-
precharge current;
Precharge power-down
current;
Precharge quiet
standby current;
Precharge standby
current;
Symbol Condition
I
CC0
W3HG128M64EEU-D4
ADVANCED
DDR2 I
CC
SPECIFICATIONS AND CONDITIONS
806
TBD
665
800
534
640
403
640
Units
mA
t
CK
= t
CK
(I
CC
), t
RC
= t
RC
(I
CC
), t
RAS
= t
RAS
MIN (I
CC
); CKE is HIGH, CS# is
HIGH between valid commands; Address bus inputs are SWITCHING;
Data bus inputs are SWITCHING.
I
OUT
= 0mA; BL = 4, CL = CL(I
CC
), AL = 0; t
CK
= t
CK
(I
CC
), t
RC
= t
RC
(I
CC
),
t
RAS
= t
RAS
MIN (I
CC
), t
RCD
= t
RCD
(I
CC
); CKE is HIGH, CS# is HIGH
between valid commands; Address bus inputs are SWITCHING; Data
pattern is same as I
CC4W
.
All device banks idle; t
CK
= t
CK
(I
CC
); CKE is LOW; Other control and
address bus inputs are STABLE; Data bus inputs are FLOATING.
All device banks idle; t
CK
= t
CK
(I
CC
); CKE is HIGH, CS# is HIGH; Other
control and address bus inputs are STABLE; Data bus inputs are
FLOATING.
All device banks idle; t
CK
= t
CK
(I
CC
); CKE is HIGH, CS# is HIGH; Other
control and address bus inputs are SWITCHING; Data bus inputs are
SWITCHING.
All device banks open; t
CK
= t
CK
(I
CC
); CKE is LOW;
Other control and address bus inputs are STABLE;
Data bus inputs are FLOATING.
Fast PDN Exit
MR[12] = 0
Slow PDN Exit
MR[12] = 1
I
CC1
TBD
1,160
760
760
mA
I
CC2P
TBD
56
40
40
mA
I
CC2Q
TBD
480
328
280
mA
I
CC2N
TBD
520
360
280
mA
Active power-down
current;
TBD
TBD
320
80
240
80
200
80
mA
mA
I
CC3P
Active standby current;
I
CC3N
All device banks open; t
CK
= t
CK
(I
CC
), t
RAS
= t
RAS
MAX (I
CC
), t
RP
= t
RP
(I
CC
);
CKE is HIGH, CS# is HIGH between valid commands; Other control and
address bus inputs are SWITCHING; Data bus inputs are SWITCHING.
All device banks open, Continuous burst writes; BL = 4, CL = CL (I
CC
),
AL = 0; t
CK
= t
CK
(I
CC
), t
RAS
= t
RAS
MAX (I
CC
), t
RP
= t
RP
(I
CC
); CKE is
HIGH, CS# is HIGH between valid commands; Address bus inputs are
SWITCHING; Data bus inputs are SWITCHING.
All device banks open, Continuous burst reads, I
OUT
= 0mA; BL = 4, CL
= CL (I
CC
), AL = 0; t
CK
= t
CK
(I
CC
), t
RAS
= t
RAS
MAX (I
CC
), t
RP
= t
RP
(I
CC
);
CKE is HIGH, CS# is HIGH between valid commands; Address bus
inputs are SWITCHING; Data bus inputs are SWITCHING.
t
CK
= t
CK
(I
CC
); Refresh command at every t
RFC
(I
CC
) interval; CKE
is HIGH, CS# is HIGH between valid commands; Other control and
address bus inputs are SWITCHING; Data bus inputs are SWITCHING.
CK and CK# at 0V; CKE ≤ 0.2V; Other control and address bus inputs
are FLOATING; Data bus inputs are FLOATING.
All device banks interleaving reads, I
OUT
= 0mA; BL = 4, CL = CL (I
CC
),
AL = t
RCD
(I
CC
)-1 x t
CK
(I
CC
); t
CK
= t
CK
(I
CC
), t
RC
= t
RC
(I
CC
), t
RRD
= t
RRD
(I
CC
),
t
RCD
= t
RCD
(I
CC
); CKE is HIGH, CS# is HIGH between valid commands;
Address bus inputs are STABLE during DESELECTs; Data bus inputs
are SWITCHING
TBD
560
400
320
mA
Operating burst write
current;
I
CC4W
TBD
1,440
1,040
960
mA
Operating burst read
current;
I
CC4R
TBD
1,640
1,160
1,080
mA
Burst refresh current;
I
CC5
TBD
2,160
2,000
1,920
mA
Self refresh current;
I
CC6
TBD
56
40
40
mA
Operating device bank
interleave read current;
I
CC7
TBD
2,720
2,360
2,360
mA
Note:
• I
CC
specification is based on
MICRON
components. Other DRAM manufacturers specification may be different.
March 2006
Rev. 0
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

W3HG128M64EEUXXXD4IMG Related Products

W3HG128M64EEUXXXD4IMG W3HG128M64EEU-D4 W3HG128M64EEUXXXD4MG W3HG128M64EEUXXXD4SG W3HG128M64EEUXXXD4ISG W3HG128M64EEU806D4XXG W3HG128M64EEU665D4XXG W3HG128M64EEU403D4XXG W3HG128M64EEU534D4XXG
Description 1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM 1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM 1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM 1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM 1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM 1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM 1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM 1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM 1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM

Recommended Resources

LTC5551 base station receiver circuit diagram

Three-phase alternating current detection circuit

Alarm clock equipped with automatic light-on function circuit

solar power charger

One of the high current output integrated regulated power supply circuits

Pillow school circuit-2

Mooncake pattern shaped antenna, please explain
Mooncake flower pattern antenna, have you tried it? I feel too arrogant, is this antenna good for you:lol Please explain {:1_123:}A pair of...
nmg RF/Wirelessly
LSM6DSO Zynq FPGA Test Project
[i=s]This post was last edited by littleshrimp on 2020-3-31 10:23[/i]Tested using EBAZ4205 mining board LSM6DSO C-Driver-MEMS read_data_simple routine FPGA's PS SPI uses EMIO to connect external pins ...
littleshrimp MEMS sensors
When Happiness Knocks on the Door
I watched the movie "The Pursuit of Happyness" on CCTV6: lol, it's the same as my mood...
shicong Talking
【Meet friends by disassembling】+ Disassembling a 4-channel recorder
[i=s]This post was last edited by strong161 on 2017-5-13 20:25[/i] [align=left][font=微软雅黑][size=4][color=#000000][b] At the request of Jiao Shen, we disassembled a PowerLab4/25 four-channel recorder f...
strong161 Making friends through disassembly
Urgent recruitment of embedded browser development talents
法国公司现招聘嵌入式浏览器开发人才，职位介绍如下，如有意向请与我联系。azure-li@hotmail.comSoftware Expert – embedded browsing + web programmingJob Description:? Design and develop embedded browsing software ? Design and develop WEB app...
fiercewind Embedded System
Join the discussion
To borrow the words of a great man, it doesn't matter whether the cat is black or white, as long as it can catch mice, it is a good cat. It doesn't matter whether it is CE or LINUX, if you can make it...
satearm Embedded System
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. LC89091JAGEVK
  2. AX-SFAZ-1-01-TB05
  3. ABMM3-16.000MHZ-8-R50-C-3-Z
  4. TC151A5746EOA713
  5. HTSW-215-23-F-D
  6. SM-P1Q-09D2-Z
  7. S0603CA2341CKW-W
  8. ZW-05-19-T-S-960-125-002
  9. BZQ5235A_R1_10001
  10. A2005WV-18P-T
  11. A2541WV-S-2x6P-C1460E950-T
  12. ECRF06124R7M161P00

Popular Articles

  1. How to clean the oil cup of the insulating oil withstand voltage tester?
  2. Suzhou Goodtech: The semiconductor industry has strong demand and the company has completed two rounds of price increases
  3. Calculating current measurement accuracy to improve functional safety
  4. STM8 MCU ADC single sampling mode
  5. Solution to the Positioning Accuracy of Stepper Motors
  6. Ruifeng Optoelectronics' Mini/Micro LED Hubei production base project may be put into production in the first half of next year
  7. AMD 3D V-Cache technology test: slightly increased latency, stronger processor performance
  8. Ford China's "Digitalization" Methodology
  9. Correct use of ground resistance tester
  10. Design of frequency measurement control system based on single chip microcomputer

Technical ResourceMore

  1. Design of automatic test system for aerator based on LabVIEW
  2. Relationship between DC side APF main circuit parameters and compensation performance
  3. A MMS Alarm System Solution
  4. Energy Star Program Requirements for Monitors
  5. Application of Ohm\'s Law (PPT Courseware Su Ke Version)
  6. ISE Development Environment Study Guide
  7. ZigBee Network Temperature Acquisition System Construction Guide
  8. Application of Phase-Locked Loop Integrated Circuit CD4046 in Vehicle Speed ​​Signal Measurement
  9. Dynamic Reconfiguration Design of DCM Based on Virtex-4
  10. Working Principle of Flyback Forward Converter

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1993  704  1858  2788  2592  41  15  38  57  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号