EEWORLDEEWORLDEEWORLD

Part Number

Search

IMP5112CPWPT

Description
SCSI Terminator, 9-Line, PDSO24, PLASTIC, TSSOP-24
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size110KB,6 Pages
ManufacturerDS-IMP
Websitehttp://www.impweb.com/
Download Datasheet Parametric Compare View All

IMP5112CPWPT Overview

SCSI Terminator, 9-Line, PDSO24, PLASTIC, TSSOP-24

IMP5112CPWPT Parametric

Parameter NameAttribute value
MakerDS-IMP
package instruction,
Reach Compliance Codeunknown
Base Number Matches1
IMP51 1 1/51 1 2
D
ATA
C
OMMUNICATIONS
9-Line SCSI Terminator
Key Features
x
x
x
x
x
x
x
x
x
x
x
x
x
x
Ultra-Fast response for Fast-20 SCSI applications
35MHz channel bandwidth
3.3V operation
Less than 3pF output capacitance
Sleep-mode current less than 275µA
Thermally self limiting
No external compensation capacitors
Implements 8-bit or 16-bit (wide) applications
Compatible with active negation drivers
(60mA/channel)
Compatible with passive and active terminations
Approved for use with SCSI 1, 2, 3 and UltraSCSI
Hot swap compatible
Pin-for-pin compatible with LX5211 and
UC5606 (IMP5111)
Pin-for-pin compatible with LX5212 and
UC5603/5613/5614 (IMP5112)
– 35MHz Channel Bandwidth
The 9-channel IMP5111/5112 SCSI terminator is part of IMP's family
of high-performance SCSI terminators that deliver true UltraSCSI per-
formance. The BiCMOS design offers superior performance over first
generation linear regulator/resistor based terminators.
IMP's new architecture employs high-speed adaptive elements for each
channel, thereby providing the fastest response possible - typically
35MHz, which is 100 times faster than the older linear regulator termi-
nator approach. The bandwidth of terminators based on the older
regulator/resistor terminator architecture is limited to 500kHz since a
large output stabilization capacitor is required. The IMP architecture
eliminates the external output compensation capacitor and the need
for transient output capacitors while maintaining pin compatibility
with first generation designs. Reduced component count is inherent
with the IMP5111/5112.
The IMP5111/5112 architecture tolerates marginal system designs. A key
improvement offered by the IMP5111/5112 lies in its ability to insure
reliable, error-free communications even in systems which do not adhere
to recommended SCSI hardware design guidelines, such as improper
cable lengths and impedance. Frequently, this situation is not controlled
by the peripheral or host designer.
For portable and configurable peripherals, the IMP5111/5112 can be
placed in a sleep mode with a disconnect signal. Quiescent current is less
than 275µA when disabled. When disabled, the outputs are in a high
impedance state with output capacitance less than 3pF.
Block Diagrams
Term Power
Thermal
Limiting
Circuit
Current
Biasing
Circuit
24mA Current
Limiting Circuit
DATA OUTPUT
PIN DB (0)
2.85V
DISCONNECT (IMP5111)
DISCONNECT (IMP5112)
1 of 9 Channels
+
1.4V
5111/5112_01.eps
© 2000 IMP, Inc.
408-432-9100/www.impweb.com
1

IMP5112CPWPT Related Products

IMP5112CPWPT IMP5112CPWP IMP5112CDP IMP5112CDPT IMP5111CPWPT
Description SCSI Terminator, 9-Line, PDSO24, PLASTIC, TSSOP-24 SCSI Terminator, 9-Line, PDSO24, PLASTIC, TSSOP-24 SCSI Terminator, 9-Line, PDSO16, PLASTIC, MS-012AC, SO-16 SCSI Terminator, 9-Line, PDSO16, PLASTIC, MS-012AC, SO-16 SCSI Terminator, 9-Line, PDSO24, PLASTIC, TSSOP-24
Reach Compliance Code unknown unknown unknown unknown unknown
Base Number Matches 1 1 1 1 1
Maker DS-IMP DS-IMP DS-IMP DS-IMP -
Help! How do I use this function?
[DllImport("Btdrt.dll", SetLastError=true)] public static extern int BthReadLocalAddr(byte[] pba); The local DeviceID obtained by this function is also a set of byte arrays. In order to show it to peo...
aishangni Embedded System
Ask an expert for help on the address data multiplexing bus of 149
I am using a 149 chip, and I want to use it to read the time information in the clock calendar chip DS12C887. The communication method of DS12C887 is the address data multiplexing line of AD0~AD7. As ...
wdaisni Microcontroller MCU
Ask for program error
Design a logic circuit for four switches to control a lamp. The requirement is that if any switch is turned on, the lamp will turn on; if any switch is turned off, the lamp will turn off. (That is, th...
eeleader FPGA/CPLD
Request two pieces for me!
Apply for two pieces for me! :D :D...
yf654987 NXP MCU
OTP voice chip information
OTP voice chip information...
lnspeed Industrial Control Electronics
I encountered several problems when looking at Zhongying's SH367X series of lithium battery protection chips.
I encountered several problems when looking at Zhongying's SH367X series of lithium battery protection chips....
QWE4562009 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 406  241  2674  2912  858  9  5  54  59  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号