82P33810ABAG8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 82P33810ABAG8

82P33810ABAG8: DescriptionClock Synthesizer / Jitter Cleaner SMU for IEEE 1588 Synchronous Ethernet; Categorysemiconductor Analog mixed-signal IC; File Size266KB，11 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric Compare View All

82P33810ABAG8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	82P33810ABAG8	-	-	View	Buy Now

82P33810ABAG8 Overview

Clock Synthesizer / Jitter Cleaner SMU for IEEE 1588 Synchronous Ethernet

82P33810ABAG8 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product Category	Clock Synthesizer / Jitter Cleaner
RoHS	Details
Packaging	Reel
Moisture Sensitive	Yes
NumOfPackaging	1
Factory Pack Quantity	2500

Preview

Download Datasheet

View All

Synchronization Management Unit for

IEEE 1588 and 10G/40G/100G Synchronous Ethernet

82P33810

Datasheet

This is a short form datasheet and is intended to provide an overview only. Additional details are available from IDT. Contact information may be found

on the last page.

HIGHLIGHTS

•

Synchronization Management Unit (SMU) provides tools to man-

age physical layer and packet based synchronous clocks for IEEE

1588 / PTP Telecom Profile applications

Supports independent IEEE 1588 and Synchronous Ethernet

(SyncE) timing paths

Combo mode provides SyncE physical layer frequency support for

IEEE 1588 Telecom Boundary Clocks (T-BC) and Telecom Time

Slave Clocks (T-TSC) per G.8273.2

Digital PLL 1 (DPLL1) and DPLL 2 can be configured as Digitally

Controlled Oscillators (DCOs) for PTP clock synthesis

DCO frequency resolution is [(77760 / 1638400) * 2^-48] or

~1.686305041e-10 ppm

DPLL1 and DPLL2 generate G.8262 compliant SyncE clocks

Two independent Time of Day (ToD) counters/time accumulators,

one associated with each of DPLL1 and DPLL2, can be used to

track differences between the two time domains and to time-stamp

external events

DPLL3 performs rate conversions to frequency synchronization

interfaces or for other general purpose timing applications

APLL1 and APLL2 generate clocks with jitter < 1 ps RMS (12 kHz

to 20 MHz) for: 1000BASE-T and 1000BASE-X

Fractional-N input dividers support a wide range of reference fre-

quencies

Locks to 1 Pulse Per Second (PPS) references

It can be configured from an external EEPROM after reset

Composite clock inputs (IN1 and IN2) accept 64 kHz synchroniza-

tion interface signals per ITU-T G.703

Differential reference inputs (IN3 to IN8) accept clock frequencies

between 1 PPS and 650 MHz

Single ended inputs (IN9 to IN14) accept reference clock frequen-

cies between 1 PPS and 162.5 MHz

Loss of Signal (LOS) pins (LOS0 to LOS3) can be assigned to any

clock reference input

Reference monitors qualify/disqualify references depending on

activity, frequency and LOS pins

Automatic reference selection state machines select the active ref-

erence for each DPLL based on the reference monitors, priority

tables, revertive and non-revertive settings and other programma-

ble settings

Fractional-N input dividers enable the DPLLs to lock to a wide

range of reference clock frequencies including: 10/100/1000 Ether-

net, 10G Ethernet, OTN, SONET/SDH, PDH, TDM, GSM, CPRI

and GNSS frequencies

Any reference input (IN3 to IN14) can be designated as external

sync pulse inputs (1 PPS, 2 kHz, 4 kHz or 8 kHz) associated with a

selectable reference clock input

FRSYNC_8K_1PPS and MFRSYNC_2K_1PPS output sync pulses

that are aligned with the selected external input sync pulse input

and frequency locked to the associated reference clock input

•

FEATURES

•

DPLL1 and DPLL2 can be configured with bandwidths between

0.09 mHz and 567 Hz

DPLL1 and DPLL2 lock to input references with frequencies

between 1 PPS and 650 MHz

DPLL3 locks to input references with frequencies between 8 kHz

and 650 MHz

DPLL1 and DPLL2 comply with ITU-T G.8262 for Synchronous

Ethernet Equipment Clock (EEC), and G.813 for Synchronous

Equipment Clock (SEC); and Telcordia GR-253-CORE for Stratum

3 and SONET Minimum Clock (SMC)

DPLL1 and DPLL2 generate clocks with PDH, TDM, GSM, CPRI/

OBSAI, 10/100/1000 Ethernet and GNSS frequencies; these clocks

are directly available on OUT1 and OUT8

DPLL1 and DPLL2 can be configured as DCOs to synthesize IEEE

1588 clocks

DPLL3 generates N x 8 kHz clocks up to 100 MHz that are output

on OUT10 and OUT11

APLL1 and APLL2 can be connected to DPLL1 or DPLL2

APLL1 and APLL2 generate 10/100/1000 Ethernet, 10G Ethernet,

or SONET/SDH frequencies

Any of eight common TCXO/OCXO frequencies can be used for

the System Clock: 10 MHz, 12.8 MHz, 13 MHz, 19.44 MHz, 20

MHz, 24.576 MHz, 25 MHz or 30.72 MHz

The I2C slave, SPI or the UART interface can be used by a host

processor to access the control and status registers

The I2C master interface can automatically load a device configura-

tion from an external EEPROM after reset

DPLL1 or DPLL3 can be connected to an internal composite clock

generator that outputs its 64 kHz synchronization signal on OUT8

Differential outputs OUT3 to OUT6 output clocks with frequencies

between 1 PPS and 650 MHz

Single ended outputs OUT1, OUT2, OUT7 and OUT8 output clocks

with frequencies between 1 PPS and 125 MHz

Single ended outputs OUT10 and OUT11 output clocks N*8kHz

multiples up to 100 MHz

DPLL1 and DPLL2 support independent programmable delays for

each of IN3 to IN14; the delay for each input is programmable in

steps of 0.61 ns with a range of ~±78 ns

The input to output phase delay of DPLL1 and DPLL2 is program-

mable in steps of 0.0745 ps with a total range of ±20

μs

The clock phase of each of the output dividers for OUT1 (from

APLL1) to OUT8 is individually programmable in steps of ~200 ps

with a total range of +/-180°

1149.1 JTAG Boundary Scan

144-pin CABGA green package

Revision 7, December 22, 2016

82P33810 Datasheet

APPLICATIONS

•

Access routers, edge routers, core routers

Carrier Ethernet switches

Multiservice access platforms

PON OLT

LTE eNodeB

IEEE 1588 / PTP Telecom Profile clock synthesizer

ITU-T G.8273.2 Telecom Boundary Clock (T-BC) and Telecom

Time Slave Clock (T-TSC)

ITU-T G.8264 Synchronous Equipment Timing Source (SETS)

ITU-T G.8263 Packet-based Equipment Clock (PEC)

ITU-T G.8262 Synchronous Ethernet Equipment Clock (EEC)

ITU-T G.813 Synchronous Equipment Clock (SEC)

Telcordia GR-253-CORE Stratum 3 Clock (S3) and SONET Mini-

mum Clock (SMC)

DESCRIPTION

The 82P33810 Synchronization Management Unit (SMU) provides tools to manage timing references, clock sources and timing paths for IEEE

1588 / Precision Time Protocol (PTP) and Synchronous Ethernet (SyncE) based clocks. The device supports up to three independent timing paths

that control: PTP clock synthesis; SyncE clock generation; and general purpose frequency translation. The device supports physical layer timing with

Digital PLLs (DPLLs) and it supports packet based timing with Digitally Controlled Oscillators (DCOs). Input-to- input, input-to-output and output-to-

output phase skew can all be precisely managed. The device outputs low-jitter clocks that can directly synchronize Ethernet interfaces; as well as

SONET/SDH and PDH interfaces and IEEE 1588 Time Stamp Units (TSUs).

The 82P33810 accepts six differential reference inputs and six single ended reference inputs that can operate at common GNSS, Ethernet,

SONET/SDH and PDH frequencies that range in frequency from 1 Pulse Per Second (PPS) to 650 MHz. The device also provides two Alternate Mark

Inversion (AMI) inputs for Composite Clock (CC) signals bearing 64 kHz, 8 kHz and 0.4 kHz synchronization information. The references are continu-

ally monitored for loss of signal and for frequency offset per user programmed thresholds. All of the references are available to all three DPLLs. The

active reference for each DPLL is determined by forced selection or by automatic selection based on user programmed priorities and locking allow-

ances and based on the reference monitors and LOS inputs.

The 82P33810 can accept a clock reference and an associated phase locked sync signal as a pair. DPLL1 or DPLL2 can lock to the clock refer-

ence and align the frame sync and multi-frame sync outputs with the paired sync input. The device allows any of the differential or single ended refer-

ence inputs to be configured as sync inputs that can be associated with any of the other differential or single ended reference inputs. The input sync

signals can have a frequency of 1 PPS, 2 kHz, 4 kHz or 8 kHz. This feature enables DPLL1 or DPLL2 to phase align its frame sync and multi-frame

sync outputs with a sync input without the need use a low bandwidth setting to lock directly to the sync input.

DPLL1 and DPLL2 support four primary operating modes: Free-Run, Locked, Holdover and DCO. In Free-Run mode the DPLLs synthesize clocks

based on the system clock alone. In Locked mode the DPLLs filter reference clock jitter with the selected bandwidth. In Locked mode, the long-term

output frequency accuracy is the same as the long term frequency accuracy of the selected input reference. In Holdover mode, the DPLL uses fre-

quency data acquired while in Locked mode to generate accurate frequencies when input references are not available. In DCO mode the DPLL con-

trol loop is opened and the DCO can be controlled by a PTP clock recovery servo running on an external processor to synthesize PTP clocks.

The 82P33810 requires a system clock for its reference monitors and other digital circuitry. The frequency accuracy of the system clock deter-

mines the frequency accuracy of the DPLLs in Free-Run mode. The frequency stability of the system clock determines the frequency stability of the

DPLLs in Free-Run mode and in Holdover mode; and it affects the wander generation of the DPLLs in Locked and DCO modes.

When used with a suitable system clock, DPLL1 and DPLL2 meet the frequency accuracy, pull-in, hold-in, pull-out, noise generation, noise toler-

ance, transient response, and holdover performance requirements of the following applications: ITU-T G.8262/G.813 EEC/SEC options 1 and 2, ITU-

T G.8263, ITU-T G.8273.2, Telcordia GR-1244 Stratum 3 (S3), Telcordia GR-253-CORE Stratum 3 (S3) and SONET Minimum Clock (SMC).

DPLL1 and DPLL2 can be configured with a range of selectable filtering bandwidths from 0.09 mHz to 567 Hz. The 17 mHz bandwidth can be

used to lock the DPLL directly to a 1 PPS reference. The 69 mHz and the 92 mHz bandwidths can be used for G.8273.2. The 92 mHz bandwidth can

be used for G.8262/G.813 Option 2 or Telcordia GR-253-CORE S3 or SMC applications. The bandwidths in the range 1.1 Hz to 8.9 Hz can be used

for G.8262/G.813 Option 1 applications. Bandwidths above 10 Hz can be used in jitter attenuation and rate conversion applications.

DPLL1 and DPLL2 are each connected to Time of Day (ToD) counters or time accumulators; these ToD counters/time accumulators can be used

to track differences between the two time domains and to time-stamp external events by using reference inputs as triggers.

DPLL3 supports three primary operation modes: Free-Run, Locked and Holdover. DPLL3 is a wideband (BW > 25Hz) frequency translator that can

be used, for example, to convert a recovered line clock to a 1.544 MHz or 2.048 MHz synchronization interface clock.

In Telecom Boundary Clock (T-BC) and Telecom Time Slave Clock (T-TSC) applications per ITU-T G.8275.2, DPLL1 and DPLL2 are both used;

one DPLL is configured as a DCO to synthesize PTP clocks and the other DPLL is configured as an EEC/SEC to generate physical layer clocks.

Combo mode provides physical layer frequency support from the EEC/SEC to the PTP clock.

Revision 7, December 22, 2016

82P33810ABAG8 Related Products

	82P33810ABAG8
Description	Clock Synthesizer / Jitter Cleaner SMU for IEEE 1588 Synchronous Ethernet
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product Category	Clock Synthesizer / Jitter Cleaner
RoHS	Details
Packaging	Reel
Moisture Sensitive	Yes
NumOfPackaging	1
Factory Pack Quantity	2500

Recommended Resources

A delayed pull-in relay circuit diagram

Transistor Dual Differential Input Stage

LM621 brushless DC motor commutation circuit-three-phase half-wave drive circuit

TA7282AP audio IC circuit diagram

Multipurpose battery charger circuit

NE555 internal circuit schematic block diagram

dsp28335ecap: I have a question. Do the 4 triggers CEVT1 CEVT2 CEVT3 CEVT4 need to connect the same signal to four ECAP pins (my photoelectric encoder has only one signal output). If it is one PWM, it needs to conn...; tanying41 TI Technology Forum

Foreign man hits old lady and the ending is disappointing: [Foreigner who knocked down an old lady in Beijing will be deported] [b] The foreign man committed traffic violations such as driving without a license, driving without a license plate, carrying passe...; walkwk Talking

Sporadic exams: I just finished another exam, haha, there are still four subjects to go. The interruptions between these exams are too severe, so it’s quite relaxing haha:lol :lol :lol :lol...; 鑫海宝贝 Talking

The protagonists of video surveillance systems in 2010: five technologies: With the acceleration of the networking process, the future development direction of video surveillance is becoming clearer and clearer: first, the continuous improvement of user experience, and secon...; xyh_521 Industrial Control Electronics

Calibration/calibration of medical device products: Calibration/calibration of medical device products1. Calibration is not the same as calibration, and it is not to be calibrated by a metrology institute or a third party! 2. How to calibrate in vitro ...; QWE4562009 Medical Electronics

UPS power supply selection and battery capacity calculation: [align=left][b]Foreword: How to choose UPS power supply in weak current system? There are so many brands on the market, which one should we choose? How to match the battery? [/b] [b] Text: [/b] [b]1. ...; 木犯001号 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components