EEWORLDEEWORLDEEWORLD

Part Number

Search

8SLVP2108ANLGI-W

Description
Clock Drivers & Distribution MULTIRATE FEMTOCLOCK LVPE
Categorysemiconductor    Analog mixed-signal IC   
File Size866KB,22 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric Compare View All

8SLVP2108ANLGI-W Online Shopping

Suppliers Part Number Price MOQ In stock  
8SLVP2108ANLGI-W - - View Buy Now

8SLVP2108ANLGI-W Overview

Clock Drivers & Distribution MULTIRATE FEMTOCLOCK LVPE

8SLVP2108ANLGI-W Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryClock Drivers & Distribution
RoHSDetails
Mounting StyleSMD/SMT
Package / CaseVFQFPN-48
PackagingReel
Height0.9 mm
Length7 mm
Width7 mm
Moisture SensitiveYes
Factory Pack Quantity2000
Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V
LVPECL Output Fanout Buffer
IDT8SLVP2108I
DATASHEET
General Description
The IDT8SLVP2108I is a high-performance differential dual 1:8
LVPECL fanout buffer. The device is designed for the fanout of
high-frequency, very low additive phase-noise clock and data signals.
The IDT8SLVP2108I is characterized to operate from a 3.3V or 2.5V
power supply. Guaranteed output-to-output and part-to-part skew
characteristics make the IDT8SLVP2108I ideal for those clock
distribution applications demanding well-defined performance and
repeatability. Two independent buffers with eight low skew outputs
each are available. The integrated bias voltage references enable
easy interfacing of single-ended signals to the device inputs. The
device is optimized for low power consumption and low additive
phase noise.
Features
Two 1:8, low skew, low additive jitter LVPECL fanout buffers
Two differential clock inputs
Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can
accept the following differential input levels: LVDS, LVPECL, CML
Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also
accept single-ended LVCMOS levels. See Applications section
Wiring the Differential Input Levels to Accept Single-ended Levels
(Figure 1A and Figure 1B).
Maximum input clock frequency: 2GHz
Output bank skew: 15ps (typical)
Propagation delay: 390ps (maximum)
Low additive phase jitter, RMS: 54fs (maximum)
(f
REF
= 156.25MHz, V
PP
= 1V, 12kHz – 20MHz, V
CC
= 3.3V)
Full 3.3V and 2.5V supply voltage
Maximum device current consumption (I
EE
): 143mA
Available in Lead-free (RoHS 6), 48-Lead VFQFN package
-40°C to 85°C ambient operating temperature
Block Diagram
QA0
nQA0
QA1
nQA1
QA2
nQA2




Voltage
Reference




QA7
nQA7
QB0
nQB0
QB1
nQB1
V
CC
V
CC
PCLKA
nPCLKA
Pin Assignment
nQB2
QB2
nQB1
QB1
nQB0
QB0
nQA7
QA7
nQA6
QA6
nQA5
V
CC
QB3
nQB3
QB4
nQB4
QB5
nQB5
QB6
nQB6
QB7
nQB7
V
CC
V
REFA




Voltage
Reference




QB7
nQB7
V
REFB
IDT8SLVP2108I REV A 05/20/14
1
nPCLKB
VREFB
V
CC
V
CC
VREFA
nPCLKA
PCLKA
nc
V
EE
nc
PCLKB
PCLKB
nPCLKB
QB2
nQB2
36 35 34 33 32 31 30 29 28 27 26 25
37
24
38
23
39
22
40
21
IDT8SLVP2108I
20
41
48-lead VFQFN
42
19
7mm x 7mm x 0.8mm
43
18
package body
44
17
NL Package
45
16
Top View
46
15
47
14
48
13
1 2 3 4 5 6 7 8 9 10 11 12
V
EE
QA5
V
CC
nQA4
QA4
nQA3
QA3
nQA2
QA2
nQA1
QA1
nQA0
QA0
V
CC
©2014 Integrated Device Technology, Inc.

8SLVP2108ANLGI-W Related Products

8SLVP2108ANLGI-W 8SLVP2108ANLGI
Description Clock Drivers & Distribution MULTIRATE FEMTOCLOCK LVPE Clock Drivers & Distribution MULTIRATE FEMTOCLOCK LVPE
Product Attribute Attribute Value Attribute Value
Manufacturer IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
Product Category Clock Drivers & Distribution Clock Drivers & Distribution
RoHS Details Details
Mounting Style SMD/SMT SMD/SMT
Package / Case VFQFPN-48 VFQFPN-48
Packaging Reel Tray
Height 0.9 mm 0.9 mm
Length 7 mm 7 mm
Width 7 mm 7 mm
Moisture Sensitive Yes Yes
Factory Pack Quantity 2000 260
Introduction to IC Manufacturing Process
Introduction to IC Manufacturing Process...
呱呱 FPGA/CPLD
Ask: Image acquisition card and camera driver writing problem
I have a Daheng CG-300 image acquisition card and a camera. The camera is connected to the acquisition card, not the USB interface. I also know the API of the image acquisition card. Can I write a dri...
彪哥 Embedded System
wince question: How can I add a button to the toolbar but not see it after compiling and running?
wince question: How can I add a button to the toolbar but not see it after compiling and running?...
wjialin Embedded System
Help on modifying the power failure detection circuit of the switching power supply
I made a switching power supply before, but the power-off detection circuit cannot work properly due to the influence of the filter capacitor. Now I need to modify the circuit urgently. I originally w...
yejunjie176 Power technology
Source code of OSPF routing protocol on VxWorks
Does anyone have the source code for the OSPF routing protocol? Detailed comments are preferred. twuking@gmail.com...
hoyden Real-time operating system RTOS
The last uploaded biography of Qiao Gangzhu has not been uploaded
I'm so sorry everyone!The last biography of Boss Qiao was compressed into 17 packages in order to be uploaded to the forum, and the PDF size is 160M.But after uploading the first 8, the rest kept fail...
wstt Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2760  58  1204  761  2221  56  2  25  16  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号