EEWORLDEEWORLDEEWORLD

Part Number

Search

EPM2210

Description
JTAG & In-System Programmability
File Size93KB,10 Pages
ManufacturerAltera (Intel)
Download Datasheet Compare View All

EPM2210 Overview

JTAG & In-System Programmability

Chapter 3. JTAG & In-System
Programmability
MII51003-1.1
IEEE Std. 1149.1
(JTAG) Boundary
Scan Support
All MAX
®
II devices provide Joint Test Action Group (JTAG) boundary-
scan test (BST) circuitry that complies with the IEEE Std. 1149.1-2001
specification. JTAG boundary-scan testing can only be performed at any
time after V
CCINT
and all V
CCIO
banks have been fully powered and a
t
CONFIG
amount of time has passed. MAX II devices can also use the JTAG
port for in-system programming together with either the Quartus
®
II
software or hardware using Programming Object Files (.pof), Jam
TM
Standard Test and Programming Language (STAPL) Files (.jam) or Jam
Byte-Code Files (.jbc).
The JTAG pins support 1.5-V, 1.8-V, 2.5-V, or 3.3-V I/O standards. The
supported voltage level and standard is determined by the V
CCIO
of the
bank where it resides. The dedicated JTAG pins reside in Bank 1 of all
MAX II devices.
MAX II devices support the JTAG instructions shown in
Table 3–1.
Table 3–1. MAX II JTAG Instructions (Part 1 of 2)
JTAG Instruction
SAMPLE/PRELOAD
Instruction Code
00 0000 0101
Description
Allows a snapshot of signals at the device pins to be captured
and examined during normal device operation, and permits an
initial data pattern to be output at the device pins.
Allows the external circuitry and board-level interconnects to
be tested by forcing a test pattern at the output pins and
capturing test results at the input pins.
Places the 1-bit bypass register between the
TDI
and
TDO
pins, which allows the boundary scan test data to pass
synchronously through selected devices to adjacent devices
during normal device operation.
Selects the 32-bit
USERCODE
register and places it between
the
TDI
and
TDO
pins, allowing the
USERCODE
to be serially
shifted out of
TDO.
This register defaults to all 1’s if not
specified in the Quartus II software.
Selects the
IDCODE
register and places it between
TDI
and
TDO,
allowing the IDCODE to be serially shifted out of
TDO.
EXTEST
(1)
00 0000 1111
BYPASS
11 1111 1111
USERCODE
00 0000 0111
IDCODE
00 0000 0110
Altera Corporation
June 2004
Core Version a.b.c variable
3–1
Preliminary

EPM2210 Related Products

EPM2210 EPM1270 EPM240 EPM570
Description JTAG & In-System Programmability JTAG & In-System Programmability JTAG & In-System Programmability JTAG & In-System Programmability

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2009  664  2779  2063  420  41  14  56  42  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号