EEWORLDEEWORLDEEWORLD

Part Number

Search

570CBC000228DG

Description
Standard Clock Oscillators PROGRAMABLE XO 8PIN 7MMX5MM
CategoryPassive components    oscillator   
File Size547KB,37 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

570CBC000228DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570CBC000228DG - - View Buy Now

570CBC000228DG Overview

Standard Clock Oscillators PROGRAMABLE XO 8PIN 7MMX5MM

570CBC000228DG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codecompliant
Oscillator typeCMOS
Base Number Matches1
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 32.
Pin Assignments:
See page 31.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.5 4/14
Copyright © 2014 by Silicon Laboratories
How to make a generated .TXT file hidden in WINCE
I have made a program, which mainly realizes various functions of login password. The password is stored in a .TXT file. Now the generated file is visible. How can I modify the code to make the genera...
pj830520 Embedded System
High score + money ask for help with the steel bar scanner problem
Using electromagnetic principle to locate the steel bars in concrete, and measure the thickness of protective layer and the diameter of steel bars. Currently, the first two functions can be realized, ...
zry113 Embedded System
How to synthesize audio and video?
I now have an audio stream and a video stream. How can I combine them into an mp4 file? The stream is obtained from the camera. mobile platform....
shizhong007 Embedded System
How to make a JTAG programmer that can support S3C6410
I want to make a simple JTAG burner to burn S3C6410 system, and the FLASH is K9F2G08. The burning program SJF6410.EXE is already available. But I can't find a suitable JTAG circuit diagram. I found on...
世纪新秀 Embedded System
【CN0180】Precision Single-Supply Differential ADC Driver for Industrial-Grade Signals (CN0180)
Circuit Function and BenefitsStandard single-ended industrial signal levels (±5 V, ±10 V, or 0 V to +10 V) are not directly compatible with the differential input range of modern high-performance 16-b...
EEWORLD社区 ADI Reference Circuit
Spartan6 FPGA MIG driver DDR3 error
Problem description: 1. When I was debugging DDR3, I used a MT41JM16JT-15E DDR3. This FLASH is different from the SP605 development board MT41JM16JT-187E (I wanted to order this model, but this model ...
zhangyibing1986 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1288  813  1099  1999  1336  26  17  23  41  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号