EEWORLDEEWORLDEEWORLD

Part Number

Search

SY89538L

Description
3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay
File Size631KB,23 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Compare View All

SY89538L Overview

3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay

SY89538L
3.3V, Precision LVPECL and LVDS
Programmable Multiple Output Bank Clock
Synthesizer and Fanout Buffer with Zero Delay
General Description
The SY89538L integrated programmable clock
synthesizer and fanout is part of a precision PLL-
based clock generation family optimized for
enterprise switch, router, and multiprocessor server
applications. This family is ideal for generating
internal system timing requirements up to 750MHz for
multiple ASICs, FPGAs, and NPUs. These devices
integrate the following blocks into a single monolithic
IC:
PLL (Phase-Lock-Loop) based synthesizer
Zero-delay MUX and feedback capability
1:4 LVPECL fanout
1:3 LVDS fanout
Clock generator (dividers)
Logic translation (LVPECL, LVDS)
Precision Edge
®
Features
Integrated programmable synthesizer with multiple
output dividers, fanout buffers, and clock drivers
Zero-delay capability: 29.375MHz to 756MHz
Reference clock input: 9.325MHz to 756MHz
Input MUX accepts a reference and a crystal
(XTAL) source
– Ideal for reference backup clock source or
system test frequency source
– Patent-pending unique input MUX isolates XTAL
and reference inputs which minimizes crosstalk
Guaranteed AC performance:
– Output frequency range: 29.375MHz to 756MHz
– <150ps
PP
total jitter
– <6ps
RMS
cycle-to-cycle jitter (XTAL Input)
– <8ps
PP
deterministic jitter
– <0.7ps
RMS
crosstalk induced jitter
– <75ps output-to-output skew
TTL/CMOS-compatible control logic
Five-independently programmable output
frequency banks:
– Four differential LVPECL output banks
– One differential LVDS output bank with three
output pairs
Output bank synchronization control pin
Output enable
3.3V ±10% power supply (2.5V output capable)
Guaranteed over the industrial temperature range
(-40°C to +85°C)
Available in a 64-pin EPAD-TQFP
Five-independently programmable output
banks
This level of integration minimizes additive jitter and
part-to-part
skew
associated
with
discrete
alternatives, resulting in superior system-level timing
with reduced board space and power. For
applications that do not require a zero-delay function,
see the SY89537L.
All support documentation can be found on
Micrel’s web site at:
www.micrel.com.
Applications
Enterprise routers, switches, servers and
workstations
Parallel processor-based systems
Internal system clock generation for ASICs, NPUs
and FPGAs
Markets
LAN/WAN
Enterprise servers
Test and measurement
Precision Edge is a registered trademark of Micrel, Inc.
MLF and
MicroLeadFrame
are registered trademarks of Amkor Technology.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
January 2008
M9999-010808-E
hbwhelp@micrel.com
or (408) 955-1690

SY89538L Related Products

SY89538L SY89538L_06 SY89538LHG SY89538LHGTR
Description 3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay 3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay 3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay 3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay
Urgent recruitment!!!
Job Requirements:1. Execute RF test cases for TD-SCDMA Node B2. Organize and develop HW at board level RF test environment. 3. Responsible for the testing of HW Node B system. 4. Bachelor degree or ab...
shenshen1010 Recruitment
How to check build?
Through the cscript script inspection, it is found that Checked Build is False. Now I want to debug the driver. How can I make Checked Build True? 1) Is Checked Build an independent CD? 2) Or can I ju...
scx0704 Embedded System
How many mils can the line spacing of PCB manufacturers generally achieve?
I recently made a board, but the lines were too dense. I adjusted the spacing to 5 mil, but the PCB manufacturer said they couldn't do it. I was very depressed....
fengzhang2002 PCB Design
Keil C51 does not display header files!!!
If the picture is shown, the .h files included in the .c file should be displayed normally, but now it is not displayed, and the compilation is normal. Please give me some advice! !...
iirqc 51mcu
STM8 I2C communication issue
Dear experts, I am a beginner. I am using STM8S003F3 to debug hardware I2C. There are three devices on the bus, including STM8. When I reset the other two devices with MCU, I found that I2C was occupi...
h_peter stm32/stm8
Let’s analyze this AD timing together
SPI's CPOL=0, CPHA=1, falling edge data is written from the controller to the chip, and rising edge data is read from the chip to the controller. The falling edge of the first clock writes the MSB of ...
gaorz_ 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2247  2906  972  741  745  46  59  20  15  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号