EEWORLDEEWORLDEEWORLD

Part Number

Search

M463S3254DK1-L7C

Description
Synchronous DRAM Module, 32MX64, 5.4ns, CMOS, MICRO, SODIMM-144
Categorystorage    storage   
File Size159KB,11 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Environmental Compliance
Download Datasheet Parametric Compare View All

M463S3254DK1-L7C Overview

Synchronous DRAM Module, 32MX64, 5.4ns, CMOS, MICRO, SODIMM-144

M463S3254DK1-L7C Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSAMSUNG
Parts packaging codeMODULE
package instructionDIMM, DIMM144,20
Contacts144
Reach Compliance Codecompliant
ECCN codeEAR99
access modeSINGLE BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)133 MHz
I/O typeCOMMON
JESD-30 codeR-XDMA-N144
memory density2147483648 bit
Memory IC TypeSYNCHRONOUS DRAM MODULE
memory width64
Number of functions1
Number of ports1
Number of terminals144
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize32MX64
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM144,20
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
refresh cycle8192
self refreshYES
Maximum standby current0.016 A
Maximum slew rate1 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Base Number Matches1
M463S3254DK1
M463S3254DK1 SDRAM
µ
SODIMM
GENERAL DESCRIPTION
The Samsung M463S3254DK1 is a 32M bit x 64 Synchronous
Dynamic RAM high density memory module. The Samsung
M463S3254DK1 consists of four CMOS 32M x 16 bit with 4banks
Synchronous DRAMs in TSOP-II 400mil package and a 2K
EEPROM in 8-pin TSSOP package on a 144-pin glass-epoxy sub-
strate. Three 0.1uF bypass capacitors are mounted on the printed
circuit board in parallel for each SDRAM. The M463S3254DK1 is a
Small Outline Dual In-line Memory Module and is intended for
mounting into 144-pin edge connector sockets.
Synchronous design allows precise cycle control with the use of
system clock. I/O transactions are possible on every clock cycle.
Range of operating frequencies, programmable latencies allows the
same device to be useful for a variety of high bandwidth, high per-
formance memory system applications.
PC100/PC133
µSODIMM
32Mx64 SDRAM
µSODIMM
based on 32Mx16, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD
FEATURE
• Performance range
Part No.
M463S3254DK1-C7C /L7C
M463S3254DK1-C7A /L7A
M463S3254DK1-C1H /L1H
M463S3254DK1-C1L /L1L
Max Freq. (Speed)
133MHz (7.5ns @ CL2)
133MHz (7.5ns @ CL3)
100MHz (10ns @ CL2)
100MHz (10ns @ CL3)
Burst mode operation
Auto & self refresh capability (8192 Cycles/64ms)
LVTTL compatible inputs and outputs
Single 3.3V
±
0.3V power supply
MRS cycle with address key programs
Latency (Access from column address)
Burst length (1, 2, 4, 8 & Full page)
Data scramble (Sequential & Interleave)
• All inputs are sampled at the positive going edge of the
system clock
• Serial presence detect with EEPROM
• PCB :
Height (30mm)
, double sided component
PIN CONFIGURATIONS (Front side/back side)
Pin
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
Front Pin
V
SS
DQ0
DQ1
DQ2
DQ3
V
DD
DQ4
DQ5
DQ6
DQ7
V
SS
DQM0
DQM1
V
DD
A0
A1
A2
V
SS
DQ8
DQ9
DQ10
DQ11
V
DD
DQ12
DQ13
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
Back
V
SS
DQ32
DQ33
DQ34
DQ35
V
DD
DQ36
DQ37
DQ38
DQ39
V
SS
DQM4
DQM5
V
DD
A3
A4
A5
V
SS
DQ40
DQ41
DQ42
DQ43
V
DD
DQ44
DQ45
Pin Front
51
53
55
57
59
DQ14
DQ15
V
SS
NC
NC
Pin
52
54
56
58
60
Back
Pin
Front
DQ21
DQ22
DQ23
V
DD
A6
A8
V
SS
A9
A10/AP
V
DD
DQM2
DQM3
V
SS
DQ24
DQ25
DQ26
DQ27
V
DD
DQ28
DQ29
DQ30
DQ31
V
SS
**SDA
V
DD
Pin
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
Back
DQ53
DQ54
DQ55
V
DD
A7
BA0
V
SS
BA1
A11
V
DD
DQM6
DQM7
V
SS
DQ56
DQ57
DQ58
DQ59
V
DD
DQ60
DQ61
DQ62
DQ63
V
SS
**SCL
V
DD
DQ46 95
DQ47 97
V
SS
99
NC 101
NC 103
105
107
Voltage Key
109
CLK0 62 CKE0 111
V
DD
V
DD
113
64
RAS 66 CAS 115
68 *CKE1 117
WE
70
CS0
A12 119
*CS1 72 *A13 121
74 *CLK1 123
DU
76
V
SS
V
SS
125
78
NC
NC 127
80
NC
NC 129
82
V
DD
V
DD
131
DQ16 84 DQ48 133
DQ17 86 DQ49 135
DQ18 88 DQ50 137
DQ19 90 DQ51 139
92
V
SS
141
V
SS
DQ20 94 DQ52 143
PIN NAMES
Pin Name
A0 ~ A12
BA0 ~ BA1
DQ0 ~ DQ63
CLK0
CKE0
CS0
RAS
CAS
WE
DQM0 ~ 7
V
DD
V
SS
SDA
SCL
DU
NC
Function
Address input (Multiplexed)
Select bank
Data input/output
Clock input
Clock enable input
Chip select input
Row address storbe
Column address strobe
Write enable
DQM
Power supply (3.3V)
Ground
Serial data I/O
Serial clock
Don′t use
No connection
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
* These pins are not used in this module.
**
These pins should be NC in the system
which does not support SPD.
* SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.
Rev. 0.0 Jan. 2002

M463S3254DK1-L7C Related Products

M463S3254DK1-L7C M463S3254DK1-C7A M463S3254DK1-C7C M463S3254DK1-C1L M463S3254DK1-C1H M463S3254DK1-L1L M463S3254DK1-L7A M463S3254DK1-L1H
Description Synchronous DRAM Module, 32MX64, 5.4ns, CMOS, MICRO, SODIMM-144 Synchronous DRAM Module, 32MX64, 5.4ns, CMOS, MICRO, SODIMM-144 Synchronous DRAM Module, 32MX64, 5.4ns, CMOS, MICRO, SODIMM-144 Synchronous DRAM Module, 32MX64, 6ns, CMOS, MICRO, SODIMM-144 Synchronous DRAM Module, 32MX64, 6ns, CMOS, MICRO, SODIMM-144 Synchronous DRAM Module, 32MX64, 6ns, CMOS, MICRO, SODIMM-144 Synchronous DRAM Module, 32MX64, 5.4ns, CMOS, MICRO, SODIMM-144 Synchronous DRAM Module, 32MX64, 6ns, CMOS, MICRO, SODIMM-144
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to
Maker SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG SAMSUNG
Parts packaging code MODULE MODULE MODULE MODULE MODULE MODULE MODULE MODULE
package instruction DIMM, DIMM144,20 DIMM, DIMM144,20 DIMM, DIMM144,20 DIMM, DIMM144,20 DIMM, DIMM144,20 DIMM, DIMM144,20 DIMM, DIMM144,20 DIMM, DIMM144,20
Contacts 144 144 144 144 144 144 144 144
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
access mode SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST
Maximum access time 5.4 ns 5.4 ns 5.4 ns 6 ns 6 ns 6 ns 5.4 ns 6 ns
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
Maximum clock frequency (fCLK) 133 MHz 133 MHz 133 MHz 100 MHz 100 MHz 100 MHz 133 MHz 100 MHz
I/O type COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code R-XDMA-N144 R-XDMA-N144 R-XDMA-N144 R-XDMA-N144 R-XDMA-N144 R-XDMA-N144 R-XDMA-N144 R-XDMA-N144
memory density 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit
Memory IC Type SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE
memory width 64 64 64 64 64 64 64 64
Number of functions 1 1 1 1 1 1 1 1
Number of ports 1 1 1 1 1 1 1 1
Number of terminals 144 144 144 144 144 144 144 144
word count 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words
character code 32000000 32000000 32000000 32000000 32000000 32000000 32000000 32000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
encapsulated code DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM
Encapsulate equivalent code DIMM144,20 DIMM144,20 DIMM144,20 DIMM144,20 DIMM144,20 DIMM144,20 DIMM144,20 DIMM144,20
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
refresh cycle 8192 8192 8192 8192 8192 8192 8192 8192
self refresh YES YES YES YES YES YES YES YES
Maximum standby current 0.016 A 0.016 A 0.016 A 0.016 A 0.016 A 0.016 A 0.016 A 0.016 A
Maximum slew rate 1 mA 0.92 mA 1 mA 0.88 mA 0.88 mA 0.88 mA 0.92 mA 0.88 mA
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount NO NO NO NO NO NO NO NO
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
Terminal pitch 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Base Number Matches 1 1 1 1 1 1 1 1
TMS320F2812_flash startup process when running
TMS320F2812_flash startup process when running.doc...
jhc2001 Microcontroller MCU
What are the advantages of ndis over modem?
From the perspective of usage, what are the advantages of ndis compared to modem? I hope experts can give me some advice, thank you!...
milanmaldini Embedded System
About PIC microcontroller key control time
Such a circuit input is 220VAC output is 220VAC 1.5KW through the PIC microcontroller to control two buttons and two digital tubes. The first button controls one digital tube to display 0-9. The secon...
jerome_1102 Microchip MCU
Design and Implementation of RS Decoder Based on FPGA
Design and implementation of RS decoder based on FPGA. PDF document....
liwenqi FPGA/CPLD
FPGA learning materials sharing second post
VHDL programming examples, learning materials sharing, download if needed. :)...
tao282515641 FPGA/CPLD
Another question about TCPMP
TCPMP 0.72 EVC4.0 Question: Where is the initialization of the TCPMP interface? I hope to open TCPMP in full screen and play it....
huangmin0728 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2606  885  1874  2205  565  53  18  38  45  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号