EEWORLDEEWORLDEEWORLD

Part Number

Search

HG532165F57NHT

Description
Parallel - Fundamental Quartz Crystal, 16.5888MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size94KB,2 Pages
ManufacturerCTS
Environmental Compliance
Download Datasheet Parametric View All

HG532165F57NHT Overview

Parallel - Fundamental Quartz Crystal, 16.5888MHz Nom, ROHS COMPLIANT PACKAGE-2

HG532165F57NHT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerCTS
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT; TAPE AND REEL
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.015%
frequency tolerance50 ppm
JESD-609 codee4
load capacitance32 pF
Manufacturer's serial numberHG532
Installation featuresSURFACE MOUNT
Nominal operating frequency16.5888 MHz
Maximum operating temperature150 °C
Minimum operating temperature-40 °C
physical sizeL5.0XB3.2XH1.3 (mm)/L0.197XB0.126XH0.051 (inch)
Series resistance50 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Base Number Matches1
Crystal – Industrial Electronics
FEATURES
Standard 5.0mm x 3.2mm Glass Seal Package
Fundamental Crystal Design
Frequency Range 8 – 40 MHz Fundamental, 24 – 120 MHz 3
rd
Overtone
Frequency Tolerance; ±20 ppm, ±30 ppm and ± 50 ppm
Frequency Stability, reference Ordering Information
Operating Temperature, -40°C to +125°C standard
Tape & Reel Packaging Standard, EIA-481
RoHS Compliant in Accordance with EU Directive 2011/65/EU
- Lead-Free Termination Finish
- Exemption 7(c)-I, Electrical and electronic components containing lead [Pb] in glass
Model HG532
APPLICATIONS
Model HG532 is a low cost crystal developed for use in industrial applications requiring
extended temperature ranges.
ORDERING INFORMATION
HG532
FREQUENCY
Product Frequency Code
[Refer to document 016-1454-0.]
PACKAGING OPTIONS
T - 1k pcs./reel
R - 3k pcs./reel
LOAD CAPACITANCE
A = 10 pF
G = 30 pF
B = 13 pF
H = 32 pF
C = 16 pF
J = 9 pF
D = 18 pF
K = 8 pF
E = 20 pF
L = 12 pF
F = 24 pF
S = Series
TEMPERATURE RANGE OPTIONS
I = -40°C to +85°C
[All Stability Codes]
G = -40°C to +105°C
[Stability Code 3, 5, 6, 7]
H = -40°C to +125°C
[Stability Code 5, 6, 7]
N = -40°C to +150°C
[Stability Code 6, 7]
MODE OF OSCILLATION
F = Fundamental
T = 3
rd
Overtone
FREQUENCY TOLERANCE @ 25°C
2 = ± 20 ppm
3 = ± 30 ppm
5 = ± 50 ppm
STABILITY TOLERANCE
Over Operating Temperature Range
(Referenced to 25°C Reading)
X = ± 15 ppm
2 = ± 20 ppm
3 = ± 30 ppm
5 = ± 50 ppm
6 = ± 100 ppm
7 = ± 150 ppm
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
PACKAGING INFORMATION
DIMENSIONS IN MILLIMETERS
[Reference]
17.5
Ø13.5
2.0
Device quantity is 1k pcs. minimum and 3k pcs. maximum per 180mm reel.
4.0
8.0
Ø1.50
1.75
1.95
120°
Ø60
Ø180
5.40
12.0
Ø21.4
3.5
DIRECTION OF FEED
Document No. 008-0376-0
Page 1- 2
Rev. A
www.ctscorp.com
Wireless image transmission system based on SOCFPGA
[i=s]This post was last edited by chuqiao on 2016-1-2 21:55[/i] [align=center][b][color=#a0522d]Wireless image transmission system based on SOCFPGA[/color][/b][/align][align=left][color=rgb(70, 70, 70...
chuqiao FPGA/CPLD
Pull-up resistor symbol
Hello everyone: What does the inside of the pull-up resistor look like and what the specific symbols are? Can anyone tell me? Thank you very much!...
fall1979 Embedded System
Scientists develop new brain chip that can help blind people regain vision
Tencent Technology News (Youyou/Translation) According to foreign media reports, the Monash Vision Center at Monash University in Australia has recently developed a computer chip that can help blind p...
凯哥 Creative Market
A newbie posting to ask about the work of the watchdog
My understanding from reading books is that the watchdog has two timeouts. The first timeout generates an interrupt, and then the counter value is reloaded in the interrupt service. When the counter r...
慢慢来 Microcontroller MCU
Looking for source code for FPGA-based fingerprint verification (verilog)
Does anyone have the source code of FPGA-based fingerprint verification (verilog)? Can you send it to my email? 527058534@qq.com Thank you very much...
cfs910901 FPGA/CPLD
How to log into the graphical interface when using LCD_cape in bb-black
I inserted the device tree file BB-BONE-LCD4-01-00A1.dtbo that comes with Angstrom into the slot, and the screen displayed the login interface of BeagleBone. I used the serial port or ssh to log in to...
sdt200920 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2746  1950  905  2261  121  56  40  19  46  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号