EEWORLDEEWORLDEEWORLD

Part Number

Search

530JB105M000DGR

Description
CMOS Output Clock Oscillator, 105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530JB105M000DGR Overview

CMOS Output Clock Oscillator, 105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530JB105M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency105 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
What is Alibaba PC Safe Service?
My computer is almost frozen by it, and the process cannot be forced to end. My computer CPU never runs above 90%. What is it doing with my CPU resources?...
littleshrimp Integrated technical exchanges
NB-IoT Standard Evolution R13-R14
On July 17, 2019 , China completed the complete submission of the IMT-2020 (5G) candidate technology plan. It is reported that in the submitted plan, NB-IoT technology has been officially included in ...
490729491 Energy Infrastructure?
How does Renesas chip achieve low power consumption?
I don't understand the usage of the two functions stop and halt. I need some advice....
282514417 Renesas Electronics MCUs
Announcement of postponement of the award for the Pingtouge RVB2601 open source application creative collection activity
Hi, friends who participated in the eventThe Pingtouge RVB2601 open source application creative collection activity was originally scheduled to announce the award results before June 22, but it is now...
EEWORLD社区 XuanTie RISC-V Activity Zone
Characteristics of DSP hardware structure and software
Characteristics of DSP hardware structure and software Characteristics of hardware structure 1 Harvard structure separates program and data storage space, each has an independent address bus and data ...
呱呱 DSP and ARM Processors
Linux reading notes
linux目录架构 /根目录 /bin常用的命令 binary file 的目錄 /boot存放系统启动时必须读取的档案,包括核心 (kernel) 在内/boot/grub/menu.lstGRUB设置/boot/vmlinuz内核/boot/initrd核心解壓縮所需 RAM Disk /dev系统周边设备/etc系统相关设定文件/etc/DIR_COLORS设定颜色/etc/HOSTNAME...
maker Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 196  1754  2193  1134  892  4  36  45  23  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号