531NB1297M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531NB1297M00DGR

531NB1297M00DGR: DescriptionLVDS Output Clock Oscillator, 1297MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB1297M00DGR Overview

LVDS Output Clock Oscillator, 1297MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB1297M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1297 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Stabilized dual power supply circuit

LCD TV power supply application circuit diagram

PTC three-phase asynchronous motor protection circuit 6

Remote wireless anti-theft alarm receiving circuit

555 Schmitt trigger working circuit

555 speed low limit alarm circuit

MCU combined with NRF24L01 to wirelessly control the servo receiver program: The receiving program #include#include#includetypedef unsigned char uchar; typedef unsigned char uint; sbit MISO=P1^5; sbit MOSI=P1^4; sbit SCK=P1^3; sbit CE=P1^1; sbit CSN=P1^2; sbit IRQ=P3^ 3; sbit ...; fish001 RF/Wirelessly

[GD32F350--Smart Farm] First post: [size=4][b] [GD32F350--Smart Farm] First Post [/b][/size] Project Purpose: To complete the development of a smart farm. Originally, I just planned to develop a model, but suddenly I remembered that I ...; 超么 GD32 MCU

How to choose varistor correctly: [i=s] This post was last edited by paulhyde on 2014-9-15 08:59 [/i] China stipulates that varistor is represented by the letter "MY". If J is added, it is for home use. The following letters W, G, P, ...; open82977352 Electronics Design Contest

What is CodeClip?: In the WinCE PB5 help, there is a description of using CETK to test the stream driver. It mentions "Use CodeClip to get Tux_Custom_Test | TuxCode source code". What is this CodeClip? Please let me kno...; jimmywu2010 Embedded System

RAM test questions, embedded system experts please help, thank you very much: I don't understand it at all, please help me, experts, and give me the best answer. Thank you. 1. Here are two macro definition statements: #define Bnand_CTL(Nb) _REG(0X4e000000 +(Nb)) #define NFCONF ...; pcbaggio Embedded System

Strange problems encountered when debugging the network chip RTL8201: I recently made 50 PCB boards, and 10 of them have RTL8201 problems. The problem is that I re-solder the 8201 with a soldering iron, and then I can ping it with a PC, but after leaving it there for an...; clhlx0785 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components