531EC1283M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EC1283M00DGR

531EC1283M00DGR: DescriptionLVPECL Output Clock Oscillator, 1283MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EC1283M00DGR Overview

LVPECL Output Clock Oscillator, 1283MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EC1283M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1283 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Low distortion oscillator circuit using varactor diodes

Addition circuit

Sequence signal generator circuit

Combustible gas and toxic gas dual-purpose detection circuit

Grinding machine foot switch circuit diagram

GM3043 TV and VCR) infrared remote control transmitter circuit

Driver communication has no response!!!: #define Write CTL_CODE(FILE_DEVICE_UNKNOWN, 0x800+1, METHOD_BUFFERED, FILE_ANY_ACCESS)应用程序 DWORD WINAPI ThreadProc(PVOID wParam) {for(;;){WaitForSingleObject(Event,INFINITE);MessageBox(NULL,"aaa",NULL...; fgq20000 Embedded System

【CN0143】Using the AD8042 operational amplifier to build a single-ended differential converter for voltage output and current output DACs: Circuit Function and BenefitsWith single-ended signal routing, a single conductor from the signal source runs through the system to the data acquisition interface. The voltage measured is the differen...; EEWORLD社区 ADI Reference Circuit

avr timer settings: I want to set port B to OxFE after timer O overflows 1000 times, but it doesn't work no matter how I try. Can you please check if there is any problem with the settings? I am using ATTINY 2313 DDRB=0x...; neaman Embedded System

Can someone help me figure out why this program doesn't convert the AD value?: #include "msp430g2553.h"#include "1602.h" #define uchar unsigned char #define uint unsigned int #define Num_of_Results 32 static uint results[Num_of_Results]; //Array to save ADC conversion results //...; tanfeng193 Microcontroller MCU

I would like to ask you, is Shangguan Technology well regarded in the industry?: Recently, I want to go to Shangguan for training on Linux embedded development. I would like to hear your opinions. Is Shangguan and its trainees well-received in the industry? Moderator, if the post ...; liujianak Embedded System

17 years of control microcontroller selection: I would like to ask the masters who participated in the competition in the past, can the minimum system of the microcontroller here be purchased directly online? Then I am struggling with how to choos...; 长大ing的一鸣 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components