LH543601M-30 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > LH543601M-30

Preview

LH543601M-30: Description256 x 36 x 2 Bidirectional FIFO; File Size364KB，43 Pages; ManufacturerSHARP; Websitehttp://sharp-world.com/products/device/

Download Datasheet Compare View All

LH543601M-30 Overview

256 x 36 x 2 Bidirectional FIFO

Preview

Download Datasheet

View All

LH543601

FEATURES

•

Fast Cycle Times: 20/25/30/35 ns

•

Pin-Compatible and Functionally-Compatible

0.7µ-Technology Replacement for Sharp LH5420

256

2 Bidirectional FIFO

FUNCTIONAL DESCRIPTION

The LH543601 contains two FIFO buffers, FIFO #1

and FIFO #2. These operate in parallel, but in opposite

directions, for bidirectional data buffering. FIFO #1 and

FIFO #2 each are organized as 256 by 36 bits. The

LH543601 is ideal either for wide unidirectional applica-

tions or for bidirectional data applications; component

count and board area are reduced.

The LH543601 has two 36-bit ports, Port A and Port B.

Each port has its own port-synchronous clock, but the two

ports may operate asynchronously relative to each other.

Data flow is initiated at a port by the rising edge of the

appropriate clock; it is gated by the corresponding edge-

sampled enable, request, and read/write control signals.

At the maximum operating frequency, the clock duty cycle

may vary from 40% to 60%. At lower frequencies, the

clock waveform may be quite asymmetric, as long as the

minimum pulse-width conditions for clock-HIGH and

clock-LOW remain satisfied; the LH543601 is a fully-static

part.

Conceptually, the port clocks CK

and CK

are free-

running, periodic ‘clock’ waveforms, used to control other

signals which are edge-sensitive. However, there actually

is not any absolute requirement that these ‘clock’ wave-

forms

must

be periodic. An ‘asynchronous’ mode of

operation is possible, in one or both directions, inde-

pendently, if the appropriate enable and request inputs

are continuously asserted, and enough aperiodic ‘clock’

pulses of suitable duration are generated by external logic

to cause all necessary actions to occur.

A synchronous request/acknowledge handshake

facility is provided at each port for FIFO data access. This

request/ acknowledge handshake resolves FIFO full and

empty boundary conditions, when the two ports are op-

erated asynchronously relative to each other.

FIFO status flags monitor the extent to which each

FIFO buffer has been filled. Full, Almost-Full, Half-Full,

Almost-Empty, and Empty flags are included for

each

FIFO. The Almost-Full and Almost-Empty flags are pro-

grammable over the entire FIFO depth, but are automat-

ically initialized to eight locations from the respective FIFO

boundaries at reset. A data block of 256 or fewer words

may be retransmitted any desired number of times.

•

Two 256

36-bit FIFO Buffers

Full 36-bit Word Width

Selectable 36/18/9-bit Word Width on Port B

Independently-Synchronized (‘Fully-Asynchronous’)

Operation of Port A and Port B

Both Ports

•

‘Synchronous’ Enable-Plus-Clock Control at

•

R/W, Enable, Request, and Address Control Inputs

are Sampled on the Rising Clock Edge

•

Synchronous Request/Acknowledge ‘Handshake’

Capability; Use is Optional

•

Device Comes Up Into a Known Default State at

Reset; Programming is Allowed, but is not Required

•

Asynchronous Output Enables

•

Five Status Flags per Port: Full, Almost-Full,

Half-Full, Almost-Empty, and Empty

•

Almost-Full Flag and Almost-Empty Flag are

Programmable

•

Mailbox Registers with Synchronized Flags

Data-Bypass Function

Data-Retransmit Function

Automatic Byte Parity Checking

8 mA-I

High-Drive Three-State Outputs with

Built-In Series Resistor

•

TTL/CMOS-Compatible I/O

•

Space-Saving PQFP and TQFP Packages

•

PQFP to PGA Package Conversion

NOTE:

1. For PQFP-to-PGA conversion for thru-hole board designs, Sharp

recommends ITT Pomona Electronics’ SMT/PGA Generic

Converter model #5853.

This converter maps the LH543601

132-pin PQFP to a generic 13

13, 132-pin PGA (100-mil

pitch). For more information, contact Sharp or ITT Pomona

Electronics at 1500 East Ninth Street, Pomona, CA 91766,

(909) 469-2900.

LH543601M-30 Related Products

	LH543601M-30	LH543601M-25	LH543601M-35	LH543601P-20	LH543601P-25	LH543601P-35	LH543601P-30	LH543601
Description	256 x 36 x 2 Bidirectional FIFO	256 x 36 x 2 Bidirectional FIFO	256 x 36 x 2 Bidirectional FIFO	256 x 36 x 2 Bidirectional FIFO	256 x 36 x 2 Bidirectional FIFO	256 x 36 x 2 Bidirectional FIFO	256 x 36 x 2 Bidirectional FIFO	256 x 36 x 2 Bidirectional FIFO

Recommended Resources

Indoor unit remote control receiving and display circuit

Simple speed regulation circuit of DC motor

Ternary counter made into running water lamp circuit

Circuit diagram of adding hands-free function to telephone

AC contactor power-saving silent operation circuit (2)

875p computer motherboard circuit diagram_050

Try the 64-bit timer of LM4F232! What are the best applications of 64-bit timer?: Directly modify the routine of LM4F232\boards\ek-lm4f232\timers,Timing: 10S.Add the 64-bit part to the main function// // Enable the peripherals used by this example. //ROM_SysCtlPeripheralEnable(SYSC...; 蓝雨夜 Microcontroller MCU

New WinCE and Mobile communication group 3 was established. Group number: 68387065. People who are engaged in the underlying and upper-level software development of WinCE and Mobile are welcome to join.: New WinCE and Mobile communication group 3 was established. Group number: 68387065. People who are engaged in the underlying and upper-level software development of WinCE and Mobile are welcome to joi...; chen870170 Embedded System

Help with the use of Ble_Chat for BlueNRG-1 chip development: The BLE_Chat_Master_Slave routine is used I am doing a protocol transparent transmission, but I don't know how the mobile phone Bluetooth and BlueNRG-1 communicate. What functions are used to send and...; uty- ST - Low Power RF

The dialog box popped up by AD15 is too large and I can’t click to confirm. How can I solve it?: Attached photos...; freeyounger PCB Design

How to connect stm32f407VSS: I just bought a stm32f407 core board, and found something strange in the information provided. Are the VSSA connections of stm32F1 and F4 different? As it says in the PDF, F4 is connected to VCC3.3V t...; 赵怡彬 stm32/stm8

Research on ARM9 interrupt processing technology and its implementation under Windows CE.pdf: Research on ARM9's interrupt processing technology and its implementation under Windows CE.pdf...; yuandayuan6999 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components