531AA711M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AA711M000DG

531AA711M000DG: DescriptionLVPECL Output Clock Oscillator, 711MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA711M000DG Overview

LVPECL Output Clock Oscillator, 711MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA711M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	711 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Three-phase three-wire load star connection circuit

Ringing signal detection circuit

Car active subwoofer

Basic low pass filter circuit

Diode test circuit circuit diagram

Timing controller circuit

Ask a question about touch technology: Hello everyone! I am a college student, majoring in measurement and control technology and instruments. I am very interested in touch technology. This interest comes from my love for science fiction m...; wangkun2046 Embedded System

Infrared ranging principle diagram: [i=s]This post was last edited by paulhyde on 2014-9-15 03:46[/i] I hope someone can give me some advice on the simple infrared ranging circuit and principle. Thank you!...; langlegend Electronics Design Contest

How do I know which LM3S have RTOS in their ROM?: I don't seem to see it on the official website. I only know that the 9B96 development board integrates SAFERTOS. Can TI experts explain it to me? How can I check which chips have integrated driver lib...; heich_tech Microcontroller MCU

【ST NUCLEO-G071RB Review】SPI: [i=s] This post was last edited by lising on 2019-1-22 16:29 [/i] [size=3] The NUCLEO-G071RB development board used in this experiment is provided by [/size][font=sans-serif][size=14px][size=3][url=ht...; lising stm32/stm8

The most complete program for MSP430+LCD12864. Please help explain the meaning of some of the functions.: [code]//LCD_PSB=1 #include typedef unsigned char uchar; typedef unsigned int uint; extern const unsigned shuzi_table[]; #define LCD_DataIn P4DIR=0X00 #define LCD_DataOut P4DIR=0XFF #define LCD2MCU_Dat...; shenlei190810 Microcontroller MCU

Verilog HDL beginner question!: [table][tr][td]In Verilog HDL, when defining the reg register type, it is defined like this, reg [msb: lsb] reg1, reg2, . . . reg N; msb and lsb define the range and are both constant value expression...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components