EEWORLDEEWORLDEEWORLD

Part Number

Search

531AA300M000DG

Description
LVPECL Output Clock Oscillator, 300MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531AA300M000DG Overview

LVPECL Output Clock Oscillator, 300MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA300M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency300 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
【GD32L233C-START Review】MODBUS Test
I was quarantined during the epidemic and had nothing to do, so I tested MODBUS on L233 today.The serial port status flag management of L233 is slightly different from that of other series. For exampl...
aple0807 GD32 MCU
TI Digital Power Control Solutions
[i=s]This post was last edited by dontium on 2015-1-23 11:35[/i] [font=宋体][size=10.5pt]This document is TI Power Management Guide 2, which is a sequel to Power Management Guide 1. It introduces TI dig...
德州仪器 Analogue and Mixed Signal
Does the PWM pin of the DSP need to be used to reconstruct the signal using the IFFT algorithm?
[i=s] This post was last edited by paulhyde on 2014-9-15 09:13 [/i] I. Task Measure the superposition signal of two sinusoidal signals, where x1 is the main signal, with an amplitude of V (offset to 0...
eyes417 Electronics Design Contest
In a driver under Windows system, can I create a thread myself?
I want to implement 802.1x in the driver and start a thread to process 802.1x related data packets so as not to affect the network card's sending and receiving packets. Since I just started to use Win...
flylmind Embedded System
Question about f415 watchdog interrupt!
When I run the watchdog in watchdog mode, I find that I cannot enter the interrupt vector 0FFFE, and the compilation cannot pass! I hope you can help me, waiting online!The source program is as follow...
ponylab Microcontroller MCU
Configuration of character overlay chip 90092
[size=4]void init_ic(unsigned char bc)[/size] [size=4]{[/size] [size=4] unsigned char i,j;[/size] [size=4] [/size] [size=4] MB90092_SPI_SendData(0x98); /*--------command 3----------*/ //The FIL bit is...
灞波儿奔 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1679  2886  1831  2711  194  34  59  37  55  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号