530AA272M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530AA272M000DGR

530AA272M000DGR: DescriptionLVPECL Output Clock Oscillator, 272MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA272M000DGR Overview

LVPECL Output Clock Oscillator, 272MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA272M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	272 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Capacitively coupled two-stage amplifier connected by two common-emitter transistor amplifiers

Roof lightning protection network wiring

Tone and volume adjuster circuit diagram for stereo equipment

Reversible jog, starting hybrid control

Optocoupler detection loom disconnection signal processing circuit

Simple complementary tube multivibrator

openssl transplantation problem: After porting openssl to the arm platform, segmentation will appear in ssh. Is there any missing library or the option is not turned on? Version: openssl-0.9.7e openssh-3.9p1...; z229586 Embedded System

EDGE Mobile Phone RF Design Considerations: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i]Cellular phones are developing into data devices. Data applications including digital images and videos, mobile games, and mobile...; JasonYoo Mobile and portable

The two PLD giants: Xilinx and Altera (Part 2): The two PLD giants that are evenly matched - Xilinx and Altera (Part 2) 3. DSP variables In the past year or so, although both Xilinx and Altera have seen revenue growth, the battle between the two pa...; 1ying Automotive Electronics

The same function cannot be run if it is nested one more layer: while(1) {Load_Sys_ICO3( ); //AI_LoadPicFile("0:/sg.bmp",34,30,134,60); //AI_LoadPicFile("0:/qu.bmp",168,30,223,60); //AI_LoadPicFile("0:/qd.bmp",257,30,312,60); //AI_LoadPicFile("0:/zg.bmp",346,30,44...; yangsuhe2013 stm32/stm8

NRF24L01: Does anyone know if NRF24L01 can receive while sending? If someone has figured it out, please let me know. It would be best if you can give me the program to refer to. Thank you....; zhangjianqyh Microcontroller MCU

There is no gal16v8 chip in isplever8.1: I can't find the gal16v8 chip in isplever8.1, and I can't find any information on the official website. Please help....; xiao040223 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components