EEWORLDEEWORLDEEWORLD

Part Number

Search

CN5745-750BG1217-SP

Description
Microprocessor,
CategoryMicrocontrollers and processors   
File Size161KB,2 Pages
ManufacturerMarvell
Websitehttp://www.marvell.com
Download Datasheet Parametric Compare View All

CN5745-750BG1217-SP Overview

Microprocessor,

CN5745-750BG1217-SP Parametric

Parameter NameAttribute value
MakerMarvell
package instruction,
Reach Compliance Codecompliant
Base Number Matches1
Multi-Core MIPS64 Processors
R
OCTEON Plus CN57XX 8 to 12-Core MIPS64 Storage Processors
Product Brief
OVERVIEW
®
The OCTEON
®
Plus CN57XX family of Multi-Core Storage Services processors targets mid to high-end intelligent storage
array, storage networking, and storage appliance applications. The family includes six di erent software-compatible
parts, with eight to twelve cnMIPS64 cores on a single chip that integrate high-density, high-bandwidth standard interfaces
along with the most advanced storage security, RAID, and storage application acceleration to deliver a scalable platform
for developing next-generation storage products.
FEATURES
8-12 cnMIPS Plus cores, up to 800 MHz on a single chip
- Up to 21.6 Billion MIPS64 instructions per second
- Up to 2MB L2 Cache
High-density, high-bandwidth serial I/O for storage and
system connectivity
- 16 high-speed SERDES
- Flexible combinations of PCI Express x4, x8, XAUI
(10GbE), SGMII (GbE)
Complete hardware acceleration for storage, networking,
and security
- Support for AES-XTS IEEE1619 Data at Rest and IPsec
(3DES, AES-GCM, AES up to 256), SHA-1, SHA-2 up to
SHA-512, RSA up to 8192, DH
- Compression/decompression engine with up to 1.2 GBps
throughput and highest compression ratios
- RAID/XOR Acceleration coprocessor for RAID 5 and 6
- Key Reliability/Availibility/Serviceability features
Optimized power consumption: 10W – 30W
Package: 40 x 40 mm 1217 FCBGA
BENEFITS
Powerful DMA engines for maximum I/O and system
performance
Industry leading performance
- Virtual IOPS up to 3M
- 40K iSCSI to disk IOPS with just 4 cores
Dual integrated DDR2 memory controllers up to DDR2-800
with ODT features
- Increased memory performance with simpli ed layout
and timing
Standard OS and C/C++ based programming model
Linux, VxWorks
- Allows for quick porting and new development
- No proprietary tools or micro-coding
Software compatible
- Single software code based across performance
points ranging from 1 Gbps iSCSI/FC to 8 Gbps FC
Highest performance and integration for next-generation
storage equipment requirements
OCTEON
®
Plus CN57XX
- Block Diagram
Boot/flash
GPIO, MISC,
USB2.0, FE
Other I/O
4x
4x SGMII
or 4x 1000B-X
or XAUI
Switch
PCIe
Core
PCIe
Core
PCIe Engines
De-Dup
Engine
RAID
Engine
Scheduler/
Sync. Order
TCP Unit
I/O Bridge
DMA Engines
Compression/
Decompression
I/O Bus
Packet
Security
MIPS64 r2
Integer Core
32K Icache
16K Dcache
2K Write Buffer
Packet
x16 Serdes
enables
combination of
PCIe (2 controllers),
XAUI, SGMII or
1000B-X interfaces
with
PCIe switching*
4x
8 to 12
cnMIPS64
cores
Security
MIPS64 r2
Integer Core
32K Icache
16K Dcache
2K Write Buffer
4x
4x
4x SGMII
or 4x 1000B-X
or XAUI
Network I/O
Processing
Coherent Low Latency
Interconnect
2 MB
L2 Cache
Hyper Access DDR2
Memory Controller
*Interface Options
8 - lanes PCIe + 8 - lanes PCIe
8 - lanes PCIe + 4 - lanes PCIe + [4x SGMII or XAUI]
2x [4-lanes PCIe] + 2x [4x SGMII or XAUI]
DDR2 up to 800 MHz
1x or 2x 72-bit
(with ECC)
2315 N. First Street
San Jose, CA 95131
T
408-943-7100
F
408-577-1992
E
sales@cavium.com
www.cavium.com

CN5745-750BG1217-SP Related Products

CN5745-750BG1217-SP CN5745-750BG1217-SSP
Description Microprocessor, Microprocessor,
Maker Marvell Marvell
Reach Compliance Code compliant compliant
Base Number Matches 1 1
Questions about AD7705
I use MSP430 to control AD7705, but DRDY is always high. Why?...
tanzhiying Microcontroller MCU
[Note]. A Verilog method for writing bidirectional ports. [Verilog]
Basic ideaFigure 1 Basic block diagram of a bidirectional portAs shown in Figure 1, when io_en is 0, the tri-state gate is opened, and data is input from i_dat to io_dat; when io_en is 1, the tri-stat...
yuphone FPGA/CPLD
7 components of a network dome camera
Keywords: [b] Network dome camera [/b] [url=http://www.yucoo.com/wangluo/banqiu/][color=#810081] Network dome camera [/color] [/url] is generally composed of lens, A/D converter, image sensor, control...
gzycxfj Industrial Control Electronics
Asking for help XILINX FPGA
I am using a Spartan FPGA chip from Xilinx The model number on the chip is: XilinxSPARTANXC2S200EPQG208AGT0829 D3607064A6CThe question I need to ask is: The technical document I downloaded from the of...
haiying2004858 FPGA/CPLD
Master Bond launches single component composite bonding material
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...
rain Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2338  2170  85  2355  2737  48  44  2  56  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号