530NA1264M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530NA1264M00DGR

530NA1264M00DGR: DescriptionLVDS Output Clock Oscillator, 1264MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NA1264M00DGR Overview

LVDS Output Clock Oscillator, 1264MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA1264M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1264 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

An electric motor energy consumption braking circuit diagram

Metal halide lamp electronic ballast constant power control circuit diagram

Sixteen-channel infrared remote control switch circuit-b

Digital power amplifier circuit

A monostable circuit in which a trigger signal is applied to the base of a pass tube

Computer motherboard circuit diagram 440GX_35

Some issues that need to be paid attention to when learning msp430: The following are all common problems encountered by netizens, especially suitable for students who are new to msp430. 1.＃include means to be in the editor setting directory, ＃include"" means to be in...; 灞波儿奔 Microcontroller MCU

Telit module ge863-gps problem~!: Is there any elder brother who is familiar with this module? I am using this module recently. I use its internal Python programming interface. After collecting GPS information and putting it into a va...; kongrudalong Embedded System

stm32f103zet6————Free shipping for less than 50 yuan: I have a project recently, which is about memory management. The rbt6 I have is not big enough. I want to buy a bigger one to try. If it is OK, I will draw the board, so this board will not be used mu...; 770781327 Buy&Sell

The FPGA industry's first precision-adjustable DSP module architecture: [align=left][size=13px]FPGA hardware digital signal processing (DSP) architecture plays a big role in implementing complex signal processing algorithms. Altera Stratix V FPGA has an adjustable precisi...; 心仪 FPGA/CPLD

I would like to ask about the serial port bit error rate problem. Experts please come in: [backcolor=rgb(239, 245, 249)]LM3S's ARM uses interrupt FIFO for receiving and query for sending. PC232 bus sends, and ARM forwards to 485 bus to communicate with devices A and B. There is no problem ...; kidma666 Microcontroller MCU

The third sleepless night, can anyone who participated give a thumbs up?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:58[/i] Tired and sleepy! ! ! !...; luguangzhen110 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components