EEWORLDEEWORLDEEWORLD

Part Number

Search

550CE30M7200BGR

Description
CMOS Output Clock Oscillator, 30.72MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550CE30M7200BGR Overview

CMOS Output Clock Oscillator, 30.72MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550CE30M7200BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Maximum control voltage3.3 V
Minimum control voltage
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate25 ppm
frequency stability20%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency30.72 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size177.8mm x 127.0mm x 41.91mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
The latest version of "Chip Module Production for National Undergraduate Electronic Design Competition"
[i=s]This post was last edited by paulhyde on 2014-9-15 04:02[/i]Only 2 chapters in hand!1. Microcontroller circuit module production2. Production of microcontroller peripheral circuit modulesChapters...
zhuizhu12345 Electronics Design Contest
Surge protection of interface circuits and application of TVS 2008 edition
Surge protection of interface circuits and application of TVS 2008 edition...
tonytong Power technology
VHDL的TESTBENCH
After writing a VHDL program, I wanted to do functional simulation. There are many books introducing the testbench in Verilog, but there are very few testbench in VHDL. There are many reasons for this...
wenhuawu FPGA/CPLD
09 The device has come out. Let's discuss what questions will come up.
[i=s] This post was last edited by paulhyde on 2014-9-15 09:07 [/i] Brothers in the instrument category, please express your opinions...
dgqbt Electronics Design Contest
How to find out the capacity of FLASH through its interface circuit? Please advise
I saw this today when I was reading the information. I really don’t know how to read it. I would like to ask experienced experts to give me some advice....
MrKingMCU RF/Wirelessly
TI engineers discuss power switch design basics
By Philippe Pichot, Strategic Marketing Manager, Texas Instruments (TI) The use of power switches is complex and confusing to most electronics designers, especially those who are not power management ...
qwqwqw2088 Energy Infrastructure?

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 649  1832  2655  2921  1534  14  37  54  59  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号