530UB548M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530UB548M000DG

530UB548M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 548MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UB548M000DG Overview

CMOS/TTL Output Clock Oscillator, 548MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB548M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	548 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Address decoding circuit

Motor drive circuit for stable speed control using negative feedback method

Switching power supply circuit using TEA2260-61 and TEA5170 combination

Motor low speed and high torque control circuit

Fixed three-terminal voltage stabilization application circuit 02

Isolation circuit with gain compensation

YS100 biological microscope/medical teaching supporting biological microscope: [table=98%][tr][td]YS100 biological microscope/biological microscope for medical teaching Contact: Miss Liu Tel: 027-88070217 13871258433 Price: 8,500 yuan Call for discount product description: [/td]...; wuhanouka Medical Electronics

Important Criteria for Selecting ASIC, FPGA, and DSP 2: [font=宋体]Criteria Selection[/font] [font=宋体]Before choosing any criteria, it is necessary to give a precise definition of software radio. There are many different definitions of what constitutes a sof...; yyy FPGA/CPLD

EK-LM3S9B92 board: What function does the enet_lwip example achieve? Does anyone have other information about this board? This is the board...; aaa2742 Microcontroller MCU

Several issues on using gsensor for simple gesture recognition: I want to use gsensor to do a simple gesture recognition function (such as swinging left and right, like the iPhone). I have a few physics questions to ask.Excuse me:1. How long does it take for a per...; david322 Sensor

Free PCB for Xintang M0 development board: Some time ago, we made a batch of PCBs for Nuvoton M0 development boards . There are two types of boards, one is M0516 and the other is NUC120. If you want them, please leave your email address. There...; 1260086278 NXP MCU

Regarding the issue of serial AD conversion, experts, come and have a look!: #include sbit dio=P1^5; sbit clk=P1^6; sbit cs=P1^7; //sbit one=P2^7; //sbit two=P2^6; unsigned char d1,d[8],d2,j=0,i,shi,shang1,shang2,shang3,shang4,yu1,yu2,yu3,buf[10],buf1[10],c; //d1 stores the da...; liyz2169 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components