ree
Lead-F ge
P a c k a ns
Optio le!
b
Availa
GAL20V8
High Performance E
2
CMOS PLD
Generic Array Logic™
Features
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
— 5 ns Maximum Propagation Delay
— Fmax = 166 MHz
— 4 ns Maximum from Clock Input to Data Output
— UltraMOS
®
Advanced CMOS Technology
• 50% to 75% REDUCTION IN POWER FROM BIPOLAR
— 75mA Typ Icc on Low Power Device
— 45mA Typ Icc on Quarter Power Device
• ACTIVE PULL-UPS ON ALL PINS
• E
2
CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
Functional Block Diagram
I/CLK
I
I
IMUX
CLK
8
OLMC
I
8
OLMC
I/O/Q
• EIGHT OUTPUT LOGIC MACROCELLS
— Maximum Flexibility for Complex Logic Designs
— Programmable Output Polarity
— Also Emulates 24-pin PAL
®
Devices with Full Function/
Fuse Map/Parametric Compatibility
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS
— 100% Functional Testability
• APPLICATIONS INCLUDE:
— DMA Control
— State Machine Control
— High Speed Graphics Processing
— Standard Logic Speed Upgrade
• LEAD-FREE PACKAGE OPTIONS
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
The GAL20V8C, at 5ns maximum propagation delay time, com-
bines a high performance CMOS process with Electrically Eras-
able (E
2
) floating gate technology to provide the highest speed
performance available in the PLD market. High speed erase times
(<100ms) allow the devices to be reprogrammed quickly and ef-
ficiently.
A
D LL
IS
C DE
O
VI
N
TI CE
N
S
U
ED
I
I/O/Q
PROGRAMMABLE
AND-ARRAY
(64 X 40)
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
I
I
8
OLMC
I/O/Q
OE
I
IMUX
I/OE
Description
Pin Configuration
PLCC
Vcc
NC
DIP
I/CLK
1
24
Vcc
I
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I
I/CLK
I/O/Q
I
I
I
I
I
I
I
I
I
I
The generic architecture provides maximum design flexibility by
allowing the Output Logic Macrocell (OLMC) to be configured by
the user. An important subset of the many architecture configura-
tions possible with the GAL20V8 are the PAL architectures listed
in the table of the macrocell description section. GAL20V8 devices
are capable of emulating any of these PAL architectures with full
function/fuse map/parametric compatibility.
Unique test circuitry and reprogrammable cells allow complete AC,
DC, and functional testing during manufacture. As a result, Lattice
Semiconductor delivers 100% field programmability and function-
ality of all GAL products. In addition, 100 erase/write cycles and
data retention in excess of 20 years are specified.
4
2
28
I
I
I
5
26
25
I/O/Q
I/O/Q
I/O/Q
NC
GAL
20V8
I
I
I
7
NC
GAL20V8
Top View
23
6
18
I
I
I
9
21
I/O/Q
I/O/Q
I/O/Q
11
12
14
16
19
18
I
I
GND
NC
I/OE
I
I/O/Q
GND
12
13
I/OE
Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
August 2006
20v8_07
1
Specifications
GAL20V8
Lead-Free Packaging
Commercial Grade Specifications
Tpd (ns)
5
7 .5
Tsu (ns)
3
7
Tco (ns)
4
5
Icc (mA)
115
115
115
Ordering #
GAL20V8C-5LJN
1
GAL20V8C-7LJN
GAL20V8B-7LPN
1
GAL20V8C-10LJN
GAL20V8B-10LPN
GAL20V8B-15QJN
GAL20V8B-15QPN
GAL20V8B-15LJN
Package
Lead-Free 28-Lead PLCC
Lead-Free 28-Lead PLCC
Lead-Free 24-Pin Plastic DIP
Lead-Free 28-Lead PLCC
Lead-Free 24-Pin Plastic DIP
Lead-Free 28-Lead PLCC
Lead-Free 24-Pin Plastic DIP
Lead-Free 28-Lead PLCC
10
10
7
115
115
15
12
10
55
55
Industrial Grade Specifications
Tpd (ns)
10
1. Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.
A
D LL
IS
C DE
O
VI
N
TI CE
N
S
U
ED
90
90
GAL20V8B-15LPN
Lead-Free 24-Pin Plastic DIP
Lead-Free 28-Lead PLCC
25
15
12
55
GAL20V8B-25QJN
55
GAL20V8B-25QPN
GAL20V8B-25LJN
Lead-Free 24-Pin Plastic DIP
Lead-Free 28-Lead PLCC
90
90
GAL20V8B-25LPN
Lead-Free 24-Pin Plastic DIP
Tsu (ns)
10
Tco (ns)
7
Icc (mA)
130
130
Ordering #
Package
GAL20V8C-10LJNI
Lead-Free 28-Pin Plastic DIP
GAL20V8B-10LPNI
1
GAL20V8B-15LJNI
Lead-Free 24-Pin Plastic DIP
Lead-Free 28-Lead PLCC
15
12
10
13 0
130
65
GAL20V8B-15LPNI
Lead-Free 24-Pin Plastic DIP
Lead-Free 28-Lead PLCC
20
13
11
GAL20V8B-20QJNI
65
GAL20V8B-20QPNI
GAL20V8B-25QJNI
Lead-Free 24-Pin Plastic DIP
Lead-Free 28-Lead PLCC
25
15
12
65
65
GAL20V8B-25QPNI
GAL20V8B-25LJNI
Lead-Free 24-Pin Plastic DIP
Lead-Free 28-Lead PLCC
130
130
GAL20V8B-25LPNI
Lead-Free 24-Pin Plastic DIP
Part Number Description
XXXXXXXX _ XX
X XX X
GAL20V8C
Device Name
GAL20V8B
Speed (ns)
Grade
Blank = Commercial
I
=
Industrial
L = Low Power
Power
Q = Quarter Power
Package
P = Plastic DIP
PN = Lead-free Plastic DIP
J = PLCC
JN = Lead-free PLCC
3
京公网安备 11010802033920号
EEWORLD
