EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71V433

Description
32K x 32 3.3V Synchronous SRAM Flow-Through Outputs
File Size263KB,19 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

IDT71V433 Overview

32K x 32 3.3V Synchronous SRAM Flow-Through Outputs

32K x 32
3.3V Synchronous SRAM
Flow-Through Outputs
Features
32K x 32 memory configuration
Supports high performance system speed:
Commercial and Industrial:
— 11 11ns Clock-to-Data Access (50MHz)
— 12 12ns Clock-to-Data Access (50MHz)
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW), byte
write enable (BWE), and byte writes (BWx)
Power down controlled by ZZ input
Single 3.3V power supply (+10/-5%)
Packaged in a JEDEC Standard 100-pin rectangular plastic
thin quad flatpack (TQFP).
IDT71V433
x
x
x
x
x
x
x
Description
The IDT71V433 is a 3.3V high-speed 1,048,576-bit SRAM orga-
nized as 32K x 32 with full support of various processor interfaces
including the Pentium™ and PowerPC™. The flow-through burst archi-
tecture provides cost-effective 2-1-1-1 performance for processors up to
50 MHz.
The IDT71V433 SRAM contains write, data-input, address and
control registers. There are no registers in the data output path (flow-
through architecture). Internal logic allows the SRAM to generate a
self-timed write based upon a decision which can be left until the
extreme end of the write cycle.
The burst mode feature offers the highest level of performance to
the system designer, as the IDT71V433 can provide four cycles of data
for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will flow-through from
the array after a clock-to-data access time delay from the rising clock
edge of the same cycle. If burst mode operation is selected (ADV=LOW),
the subsequent three cycles of output data will be available to the
user on the next three rising clock edges. The order of these three
addresses will be defined by the internal burst counter and the
LBO
input pin.
The IDT71V433 SRAM utilizes IDT's high-performance 3.3V
CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP).
Pin Description
A
0
–A
14
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
–BW
4
CLK
ADV
ADSC
ADSP
LBO
ZZ
I/O
0
–I/O
31
V
DD
, V
DDQ
V
SS
, V
SSQ
Address Inputs
Chip Enable
Chips Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock Input
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Sleep Mode
Data Input/Output
Co re and I/O Power Supply (3.3V)
Array Ground, I/O Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Power
Power
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Asynchronous
Synchronous
N/A
N/A
3729 tbl 01
Pentium is a trademark of Intel Corp.
PowerPC is a trademark of International Business Machines, Inc.
AUGUST 2001
1
DSC-3729/04
©2000 Integrated Device Technology, Inc.

IDT71V433 Related Products

IDT71V433 71V433S11PF 71V433S12PF 71V433S11PFI 71V433S12PFI IDT71V433S11PF IDT71V433S12PF IDT71V433S11PFI IDT71V433S12PFI
Description 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs
go Aiyigou
[url=http://www.artgoin.com]爱艺购[/url], a paradise for art, a treasure house for art, anyone who loves art should go and have a look, you may find a rare treasure....
cpx0102 Embedded System
TLC2543 Program
Has anyone used TLV2543 and how to write its reading program? The one I wrote does not work for Shenmo? Please give me some advice. #includesbit CS = P1^6; sbit CLOCK = P1^3; sbit DIN = P1^4; sbit DOU...
mxwjx Electronics Design Contest
Precision control techniques and methods for PCB board milling
The milling technology of CNC milling machines for circuit boards includes the selection of tool direction, compensation method, positioning method, frame structure, and cutting point, which are all i...
中信华 PCB Design
MSP430FR6989IPZR Mixed-Signal Microprocessor MCU
The MSP430 ultra-low-power (ULP) FRAM platform combines a unique embedded FRAM and an overall ultra-low-power system architecture, enabling innovators to increase performance with a smaller energy bud...
火辣西米秀 Microcontroller MCU
S3C6410 infrared (IR) communication problem
Hey guys, has anyone done infrared communication on the S3C6410 platform? I need to transfer files via the IR port. There is no IrDA driver in Samsung's 6410 WinCE BSP. I need to write one myself, but...
kk7718 Embedded System
[TI's first low-power design competition] MSP430FR5969 SPI_True color LCD-TFT 320X240 with pictures and projects
I've been quite busy recently, so it's rare for me to come to eeworld. By the way, I'll post a real-color LCD screen with a resolution of 320x240 that uses SPI to control the MSP430FR5969. The project...
Mandy Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1671  2726  2700  2544  1702  34  55  52  35  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号