EEWORLDEEWORLDEEWORLD

Part Number

Search

71V433S12PFI

Description
32K x 32 3.3V Synchronous SRAM Flow-Through Outputs
File Size263KB,19 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

71V433S12PFI Overview

32K x 32 3.3V Synchronous SRAM Flow-Through Outputs

32K x 32
3.3V Synchronous SRAM
Flow-Through Outputs
Features
32K x 32 memory configuration
Supports high performance system speed:
Commercial and Industrial:
— 11 11ns Clock-to-Data Access (50MHz)
— 12 12ns Clock-to-Data Access (50MHz)
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW), byte
write enable (BWE), and byte writes (BWx)
Power down controlled by ZZ input
Single 3.3V power supply (+10/-5%)
Packaged in a JEDEC Standard 100-pin rectangular plastic
thin quad flatpack (TQFP).
IDT71V433
x
x
x
x
x
x
x
Description
The IDT71V433 is a 3.3V high-speed 1,048,576-bit SRAM orga-
nized as 32K x 32 with full support of various processor interfaces
including the Pentium™ and PowerPC™. The flow-through burst archi-
tecture provides cost-effective 2-1-1-1 performance for processors up to
50 MHz.
The IDT71V433 SRAM contains write, data-input, address and
control registers. There are no registers in the data output path (flow-
through architecture). Internal logic allows the SRAM to generate a
self-timed write based upon a decision which can be left until the
extreme end of the write cycle.
The burst mode feature offers the highest level of performance to
the system designer, as the IDT71V433 can provide four cycles of data
for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will flow-through from
the array after a clock-to-data access time delay from the rising clock
edge of the same cycle. If burst mode operation is selected (ADV=LOW),
the subsequent three cycles of output data will be available to the
user on the next three rising clock edges. The order of these three
addresses will be defined by the internal burst counter and the
LBO
input pin.
The IDT71V433 SRAM utilizes IDT's high-performance 3.3V
CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP).
Pin Description
A
0
–A
14
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
–BW
4
CLK
ADV
ADSC
ADSP
LBO
ZZ
I/O
0
–I/O
31
V
DD
, V
DDQ
V
SS
, V
SSQ
Address Inputs
Chip Enable
Chips Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock Input
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Sleep Mode
Data Input/Output
Co re and I/O Power Supply (3.3V)
Array Ground, I/O Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Power
Power
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Asynchronous
Synchronous
N/A
N/A
3729 tbl 01
Pentium is a trademark of Intel Corp.
PowerPC is a trademark of International Business Machines, Inc.
AUGUST 2001
1
DSC-3729/04
©2000 Integrated Device Technology, Inc.

71V433S12PFI Related Products

71V433S12PFI 71V433S11PF 71V433S12PF 71V433S11PFI IDT71V433 IDT71V433S11PF IDT71V433S12PF IDT71V433S11PFI IDT71V433S12PFI
Description 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs
[ADI Uncommon Questions] My ADC has no input signal, why are the output data bits still changing?
Someone unfamiliar with high speed ADCs might assume that with a static analog input, the converter's digital output will remain constant. This is like expecting an op amp to output only a dc offset v...
雨中 ADI Reference Circuit
The core coin mining function is enabled again?
In the new version of the forum, has the function of mining core coins been enabled again? It seemed that there was a prompt that I had mined core coins, but before I could see it clearly, the prompt ...
fengxin Talking
The experience of being cheated on Taobao, a real example of online shopping.
[font=Tahoma][size=9pt][font=宋体]Scammer’s Taobao username:[/font][/size][/font][size=9pt]yanlinyu33[/size][font=Tahoma][size=9pt][/size][/font] [size=9pt]Scammer’s QQ[/size][size=9pt][font=宋体]:[/font]...
青叶漂零 Embedded System
Why is it that when I download files in the forum and sometimes lose gold coins, a message pops up saying that the original file cannot be read?
Why is it that when I download a file in the forum and I have lost coins, a message pops up saying that the original file cannot be read? A lot of my coins have been deducted!!! [size=10.5pt] [/size] ...
sunjun530 MCU
Is it necessary to add CRC check to network communication protocol?
The upper computer and the underlying control module establish a TCP/IP connection and then communicate. Data is exchanged once every 5 seconds on average, and the amount of data is less than 100 byte...
amountain Embedded System
How to filter the power supply if there is interference
The 5V switching power supply has interference and the impact is very large. How can I filter it out?...
dageliu Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1733  2576  410  1997  599  35  52  9  41  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号