LFE3-17EA-7FTN256I datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> LFE3-17EA-7FTN256I

LFE3-17EA-7FTN256I: DescriptionFPGA - Field Programmable Gate Array 17.3K LUTs 133 I/O 1.2V -7 Speed IND; CategoryProgrammable logic devices Programmable logic; File Size2MB，130 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com; Environmental Compliance

Download Datasheet Parametric View All

LFE3-17EA-7FTN256I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LFE3-17EA-7FTN256I	-	-	View	Buy Now

LFE3-17EA-7FTN256I Overview

FPGA - Field Programmable Gate Array 17.3K LUTs 133 I/O 1.2V -7 Speed IND

LFE3-17EA-7FTN256I Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Lattice
Parts packaging code	BGA
package instruction	LBGA, BGA256,16X16,40
Contacts	256
Reach Compliance Code	not_compliant
ECCN code	EAR99
maximum clock frequency	420 MHz
Combined latency of CLB-Max	0.335 ns
JESD-30 code	S-PBGA-B256
JESD-609 code	e1
length	17 mm
Humidity sensitivity level	3
Number of entries	133
Number of logical units	17000
Output times	133
Number of terminals	256
Maximum operating temperature	100 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA256,16X16,40
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)	260
power supply	1.2 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	1.55 mm
Maximum supply voltage	1.26 V
Minimum supply voltage	1.14 V
Nominal supply voltage	1.2 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn96.5Ag3.0Cu0.5)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	17 mm
Base Number Matches	1

Preview

Download Datasheet

View All

LatticeECP3 Family Data Sheet

Preliminary DS1021 Version 01.6, March 2010

Lattice Semiconductor

Introduction

LatticeECP3 Family Data Sheet

Introduction

The LatticeECP3™ (EConomy Plus Third generation) family of FPGA devices is optimized to deliver high perfor-

mance features such as an enhanced DSP architecture, high speed SERDES and high speed source synchronous

interfaces in an economical FPGA fabric. This combination is achieved through advances in device architecture

and the use of 65nm technology making the devices suitable for high-volume, high-speed, low-cost applications.

The LatticeECP3 device family expands look-up-table (LUT) capacity to 149K logic elements and supports up to

486 user I/Os. The LatticeECP3 device family also offers up to 320 18x18 multipliers and a wide range of parallel

I/O standards.

The LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP3 devices

utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distrib-

uted and embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered source

synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and

dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the LatticeECP3 device family supports a broad

range of interface standards, including DDR3, XGMII and 7:1 LVDS.

The LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter toler-

ance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular

data protocols including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-empha-

sis and Receive Equalization settings make the SERDES suitable for transmission and reception over various

forms of media.

The LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capa-

bility, bit-stream encryption, and TransFR field upgrade features.

The ispLEVER

design tool suite from Lattice allows large complex designs to be efficiently implemented using the

LatticeECP3 FPGA family. Synthesis library support for LatticeECP3 is available for popular logic synthesis tools.

The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place

and route the design in the LatticeECP3 device. The ispLEVER tool extracts the timing from the routing and back-

annotates it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP3

family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the

unique aspects of their design, increasing their productivity.

1-2

LatticeECP3 Family Data Sheet

Architecture

March 2010

Preliminary Data Sheet DS1021

Architecture Overview

Each LatticeECP3 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-

spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and rows of sys-

DSP™ Digital Signal Processing slices, as shown in Figure 2-1. In addition, the LatticeECP3 family contains

SERDES Quads on the bottom of the device.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional Unit

without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFF

block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for

flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-

dimensional array. Only one type of block is used per row.

The LatticeECP3 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated

18Kbit fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM or

ROM. In addition, LatticeECP3 devices contain up to two rows of DSP slices. Each DSP slice has multipliers and

adder/accumulators, which are the building blocks for complex signal processing capabilities.

The LatticeECP3 devices feature up to 16 embedded 3.2Gbps SERDES (Serializer / Deserializer) channels. Each

SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each

group of four SERDES channels, along with its Physical Coding Sub-layer (PCS) block, creates a quad. The func-

tionality of the SERDES/PCS quads can be controlled by memory cells set during device configuration or by regis-

ters that are addressable during device operation. The registers in every quad can be programmed via the

SERDES Client Interface (SCI). These quads (up to four) are located at the bottom of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the

LatticeECP3 devices are arranged in seven banks, allowing the implementation of a wide variety of I/O standards.

In addition, a separate I/O bank is provided for the programming interfaces. 50% of the PIO pairs on the left and

right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engi-

neered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1

LVDS, along with memory interfaces including DDR3.

Other blocks provided include PLLs, DLLs and configuration functions. The LatticeECP3 architecture provides two

Delay Locked Loops (DLLs) and up to ten Phase Locked Loops (PLLs). In addition, each LatticeECP3 family mem-

ber provides two DLLs per device. The PLL and DLL blocks are located at the end of the EBR/DSP rows.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates

and dual-boot support is located toward the center of this EBR row. Every device in the LatticeECP3 family sup-

ports a sysCONFIG™ port located in the corner between banks one and two, which allows for serial or parallel

device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error

detect capability. The LatticeECP3 devices use 1.2V as their core voltage.

or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

www.latticesemi.com

2-1

DS1021

Architecture_01.5

Recommended Resources

"There is an electrical hazard, please stay away" integrated circuit

Charger circuit designed by lm358

Hefei Sunshine Emergency Power Supply

Herbalife SDX-51 (52) series high temperature electronic disinfection cabinet circuit diagram

SX-6 human body sensor switch

Fluorescent lamp electronic ballast circuit

Share Msp430 Bootloader: ...; wuzhpo Microcontroller MCU

CMOS Low Dropout Linear Regulator: "CMOS Low Dropout Linear Regulator" systematically introduces the design technology of CMOS low dropout linear regulator (LDO) chip, including system structure and composition, as well as reference ci...; arui1999 Download Centre

TI ultra-low power MSP430 MCU design competition has begun!: I just saw the news, if you are interested, you can take a look: Texas Instruments announced the launch of the MSP430 microcontroller (MCU) ultra-low power design challenge. The competition will be he...; clark Microcontroller MCU

Forward: Professor Cong Riyu of the School of Politics and Public Administration of China University of Political Science and Law gave a speech at the 2013 graduation ceremony: Professor Cong Riyun of the School of Politics and Public Administration of China University of Political Science and Law gave a speech at the 2013 graduation ceremony. Dear students of the class of 2...; wangfuchong Talking

Application Notes for LM3S Series ARM (Luminary Series ARM): Application Notes for LM3S Series ARM (Luminary Series ARM)Welcome to download:$...; eeleader Microcontroller MCU

What are the advantages and disadvantages of BMS controlling the positive end of the battery and controlling the negative end?: What are the advantages and disadvantages of BMS controlling the positive end of the battery and controlling the negative end?...; QWE4562009 Discrete Device

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components