EEWORLDEEWORLDEEWORLD

Part Number

Search

AS6C4016A-55ZINTR

Description
SRAM 4M, 2.7-5.5V, 55ns 256K x 16 Asyn SRAM
Categorystorage   
File Size2MB,12 Pages
ManufacturerAlliance Memory
Environmental Compliance
Download Datasheet Parametric Compare View All

AS6C4016A-55ZINTR Online Shopping

Suppliers Part Number Price MOQ In stock  
AS6C4016A-55ZINTR - - View Buy Now

AS6C4016A-55ZINTR Overview

SRAM 4M, 2.7-5.5V, 55ns 256K x 16 Asyn SRAM

AS6C4016A-55ZINTR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerAlliance Memory
Product CategorySRAM
RoHSDetails
Memory Size4 Mbit
Organization256 k x 16
Access Time55 ns
Interface TypeParallel
Supply Voltage - Max3.6 V
Supply Voltage - Min2.7 V
Supply Current - Max30 mA
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseTSOP II-44
PackagingReel
Memory TypeSDR
TypeAsynchronous
Moisture SensitiveYes
Factory Pack Quantity1000
January 2011
256K X 16 BIT LOW POWER CMOS SRAM
FEATURES
Process Technology : 0.18μm Full CMOS
Organization : 256K x 16 bit
Power Supply Voltage : 2.7V ~ 3.6V
Low Data Retention Voltage : 1.5V(Min.)
Three state output and TTL Compatible
Package Type : VFBGA-48, 44-TSOP2
AS6C4016A
GENERAL DESCRIPTION
The AS6C4016A families are fabricated by Alliance Memory
advanced full CMOS process technology. The families support
industrial temperature range and Chip Scale Package for user
flexibility of system design. The families also support low data
retention voltage for battery back-up operation with low data
retention current.
PRODUCT FAMILY
Product Family
Operating
Temperature
Industrial
(-40 ~ 85°C)
Vcc Range
Speed
Power Dissipation
Standby
Operating
(
I
SB1
, Typ.)
(
I
SB1
.Max.)
0.25
μA
2)
PKG Type
KGD
VFBGA-48
44-TSOP2
AS6C4016A
2.
2.7 ~ 3.6V
45 ns
3 mA
Typical values are measured at Vcc=3.3V, TA=25°C and not 100% tested.
Alliance Memory Inc.
Page 1 of 12

AS6C4016A-55ZINTR Related Products

AS6C4016A-55ZINTR AS6C4016A-45ZIN AS6C4016A-55ZIN AS6C4016A-55BINTR AS6C4016A-45BIN AS6C4016A-45ZINTR AS6C4016A-55BIN
Description SRAM 4M, 2.7-5.5V, 55ns 256K x 16 Asyn SRAM SRAM 4M, 3V, 45ns 256Kx16 LP Asyn SRAM SRAM 4M, 2.7-5.5V, 55ns 256K x 16 Asyn SRAM SRAM 4M, 2.7-5.5V, 55ns 256K x 16 Asyn SRAM SRAM 4M, 3V, 45ns 256Kx16 LP Asyn SRAM SRAM 4M, 3V, 45ns 256Kx16 LP Asyn SRAM IC SRAM 4M PARALLEL 48TFBGA
Product Attribute Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value -
Manufacturer Alliance Memory Alliance Memory Alliance Memory Alliance Memory Alliance Memory Alliance Memory -
Product Category SRAM SRAM SRAM SRAM SRAM SRAM -
RoHS Details Details Details Details Details Details -
Memory Size 4 Mbit 4 Mbit 4 Mbit 4 Mbit 4 Mbit 4 Mbit -
Organization 256 k x 16 256 k x 16 256 k x 16 256 k x 16 256 k x 16 256 k x 16 -
Access Time 55 ns 45 ns 55 ns 55 ns 45 ns 45 ns -
Interface Type Parallel Parallel Parallel Parallel Parallel Parallel -
Supply Voltage - Max 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V -
Supply Voltage - Min 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V -
Supply Current - Max 30 mA 30 mA 30 mA 30 mA 30 mA 30 mA -
Minimum Operating Temperature - 40 C - 40 C - 40 C - 40 C - 40 C - 40 C -
Maximum Operating Temperature + 85 C + 85 C + 85 C + 85 C + 85 C + 85 C -
Mounting Style SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT -
Package / Case TSOP II-44 TSOP II-44 TSOP II-44 TSOP-44 VFBGA-48 TSOP II-44 -
Packaging Reel Tray Tray Reel Tray Reel -
Memory Type SDR SDR SDR SDR SDR SDR -
Type Asynchronous Asynchronous Asynchronous Asynchronous Asynchronous Asynchronous -
Moisture Sensitive Yes Yes Yes Yes Yes Yes -
Factory Pack Quantity 1000 135 135 2000 480 1000 -
Appreciate a set of elegant rechargeable LED palace lanterns
[align=left][color=black]Repost a set of rechargeable LED elegant palace lanterns. The faint light passes through the window ridges, leaving golden halos on the floor. Gently hold the handle, put down...
qwqwqw2088 DIY/Open Source Hardware
I want a master to look at the circuit diagram of the X-ray machine and explain the circuit a little bit.
[i=s]This post was last edited by tangjc2001 on 2022-4-20 14:03[/i]Can anyone help explain this circuit diagram?...
tangjc2001 Analog electronics
Tiva C Series Chapter 10 Internal Memory Firmware Library Translation
There are many mistakes, I hope everyone will follow up, a one-man show is not spring,...
平湖秋月 Microcontroller MCU
Where to study in college? (Intended to study electronic information engineering and communication engineering)
[size=14px]I am a candidate from Liaoning, my home is in Dashiqiao. There is only one day left before the application deadline. I am undecided about two schools. One is Hubei University of Science and...
S66D Talking
How to disable/enable the automatic line wrapping function of Edit in WinCE
As the title says, I want to implement the automatic line wrap function of Notepad on PC....
YANGYIHU Embedded System
CPLD program help: Cannot compile past the fit step
I am a beginner in CPLD and I am writing a small program to receive 1553B data. The previous synthesis and translation have passed, but the mapping is not working. The compilation result always report...
yulanxin FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2024  1263  908  2188  1526  41  26  19  45  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号