EEWORLDEEWORLDEEWORLD

Part Number

Search

530MA708M000DGR

Description
LVPECL Output Clock Oscillator, 708MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MA708M000DGR Overview

LVPECL Output Clock Oscillator, 708MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA708M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency708 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Analog circuit--ECG design information for graduation project
I may not be involved in electronics anymore, so I'm going to sort out the things I used to have on my computer. . . ....
forsharing Test/Measurement
Qorvo Wireless Technology Wi-Fi Father Cees Links Inducted into Wi-Fi NOW Hall of Fame
BEIJING, China, May 21, 2019 – Qorvo, Inc. (NASDAQ: QRVO), a leading provider of core RF solutions that connect the world, today announced that Cees Links has been inducted into the Wi-Fi NOW Hall of ...
alan000345 RF/Wirelessly
cortex a9 cannot respond to interrupts after restart! ! Urgent
Environment: cortex a9, running C code on bare metal, no operating system operation: Use external source (pl source) to trigger cortex a9 interrupt => interrupt stuck in dead loop => restart arm => tr...
gorjay_huang Embedded System
How are you preparing for the 2015 National Competition High Frequency Radio category?
How are you all preparing? Let’s share, learn and make progress together....
奔跑1 Electronics Design Contest
28335 ePWM incremental mode generates PWM waveform?
When TBCR is UP, when TBCTR=CMPA, the output is low; and when TBCR is DOWN, when TBCTR=CMPA, the output is high. Why is this? I searched the manual for a long time but couldn't find it. . ....
喜鹊王子 DSP and ARM Processors
Bluetooth driver selection problem
Everyone, our current project needs to use Bluetooth function on a WinCE board, requiring support for A2DP, DUN, SPP and other functions. As far as I know, the main Bluetooth drivers are widcomm, blue...
northplain Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 38  860  2284  2641  1571  1  18  46  54  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号