EEWORLDEEWORLDEEWORLD

Part Number

Search

GS820H32AQ-138I

Description
64K x 32 2M Synchronous Burst SRAM
Categorystorage    storage   
File Size240KB,23 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric Compare View All

GS820H32AQ-138I Overview

64K x 32 2M Synchronous Burst SRAM

GS820H32AQ-138I Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerGSI Technology
Parts packaging codeQFP
package instructionQFP,
Contacts100
Reach Compliance Codecompli
ECCN code3A991.B.2.B
Maximum access time9.7 ns
Other featuresFLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 codeR-PQFP-G100
length20 mm
memory density2097152 bi
Memory IC TypeCACHE SRAM
memory width32
Humidity sensitivity level3
Number of functions1
Number of terminals100
word count65536 words
character code64000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize64KX32
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Package shapeRECTANGULAR
Package formFLATPACK
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height3.35 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
GS820H32AT/Q-150/138/133/117/100/66
TQFP, QFP
Commercial Temp
Industrial Temp
Features
• FT pin for user configurable flow through or pipelined operation.
• Single Cycle Deselect (SCD) Operation.
• High Output Drive current.
• 3.3V +10%/-5% Core power supply
• 2.5V or 3.3V I/O supply.
• LBO pin for linear or interleaved burst mode.
• Internal input resistors on mode pins allow floating mode pins.
• Default to Interleaved Pipelined Mode.
• Byte write (BW) and/or global write (GW) operation.
• Common data inputs and data outputs.
• Clock Control, registered, address, data, and control.
• Internal Self-Timed Write cycle.
• Automatic power-down for portable applications.
• JEDEC standard 100-lead TQFP or QFP package.
-150
Pipeline tCycle 6.6ns
3-1-1-1 t
KQ
3.8ns
I
DD
270mA
Flow tCycle 10.5ns
Through t
KQ
9ns
2-1-1-1 I
DD
170mA
-138
-133
-117
-100
-66
7.25ns 7.5ns 8.5ns 10ns 12.5ns
4ns
4ns
4.5
5ns
6ns
245mA 240mA 210mA 180mA 150mA
15ns 15ns 15ns 15ns 20ns
9.7ns 10ns 11ns 12ns 18ns
120mA 120mA 120mA 120mA 95mA
64K x 32
2M Synchronous Burst SRAM
Flow Through / Pipeline Reads
150Mhz - 66Mhz
9ns - 18ns
3.3V VDD
3.3V & 2.5V I/O
The function of the Data Output register can be controlled by the user
via the FT mode pin/bump (Pin 14 in the TQFP, bump 1F in the FP-
BGA). Holding the FT mode pin/bump low, places the RAM in Flow
through mode, causing output data to bypass the Data Output
Register. Holding FT high places the RAM in Pipelined Mode,
activating the rising edge triggered Data Output Register.
Pipelined Reads
The GS820H32A is an SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are also
available. SCD SRAMs pipeline deselect commands one stage less
than read commands. SCD RAMs begin turning off their outputs
immediately after the deselect command has been captured in the
input registers.
Byte Write and Global Write
Byte write operation is performed by using byte write enable (BW)
input combined with one or more individual byte write signals (Bx). In
addition, Global Write (GW) is available for writing all bytes at one
time, regardless of the Byte Write control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High) of
the ZZ signal, or by stopping the clock (CK). Memory data is retained
during Sleep mode.
Functional Description
Applications
The GS820H32A is a 2,097,152 bit high performance synchronous
SRAM with a 2 bit burst address counter. Although of a type originally
developed for Level 2 Cache applications supporting high
performance CPU’s, the device now finds application in synchronous
SRAM applications ranging from DSP main store to networking chip
set support.
Core and Interface Voltages
The GS820H32A operates on a 3.3V power supply and all inputs/
outputs are 3.3V and 2.5V compatible. Separate output power (V
DDQ
)
pins are used to de-couple output noise from the internal circuit.
Controls
Addresses, data I/O’s, chip enables (E
1
, E
2
, E
3
), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW, GW) are
synchronous and are controlled by a positive edge triggered clock
input (CK). Output enable (G) and power down control (ZZ) are
asynchronous inputs. Burst cycles can be initiated with either ADSP
or ADSC inputs. In Burst mode, subsequent burst addresses are
generated internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or interleave order
with the Linear Burst Order (LBO) input. The Burst function need not
be used. New addresses can be loaded on every cycle with no
degradation of chip performance.
Rev: 1.04 3/2000
1/23
© 2000, Giga Semiconductor, Inc.
E
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS820H32AQ-138I Related Products

GS820H32AQ-138I GS820H32AT GS820H32AQ-5 GS820H32AQ-150I GS820H32AQ-150 GS820H32AQ-138
Description 64K x 32 2M Synchronous Burst SRAM 64K x 32 2M Synchronous Burst SRAM 64K x 32 2M Synchronous Burst SRAM 64K x 32 2M Synchronous Burst SRAM 64K x 32 2M Synchronous Burst SRAM 64K x 32 2M Synchronous Burst SRAM
Is it lead-free? Contains lead - Contains lead - Contains lead Contains lead
Is it Rohs certified? incompatible - incompatible incompatible incompatible incompatible
Maker GSI Technology - GSI Technology GSI Technology GSI Technology GSI Technology
Parts packaging code QFP - QFP QFP QFP QFP
package instruction QFP, - QFP, QFP, QFP, QFP,
Contacts 100 - 100 100 100 100
Reach Compliance Code compli - compli compli compli compli
ECCN code 3A991.B.2.B - 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B
Maximum access time 9.7 ns - 12 ns 9 ns 9 ns 9.7 ns
Other features FLOW-THROUGH OR PIPELINED ARCHITECTURE - FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 code R-PQFP-G100 - R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100
length 20 mm - 20 mm 20 mm 20 mm 20 mm
memory density 2097152 bi - 2097152 bi 2097152 bi 2097152 bi 2097152 bi
Memory IC Type CACHE SRAM - CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM
memory width 32 - 32 32 32 32
Humidity sensitivity level 3 - 3 3 3 3
Number of functions 1 - 1 1 1 1
Number of terminals 100 - 100 100 100 100
word count 65536 words - 65536 words 65536 words 65536 words 65536 words
character code 64000 - 64000 64000 64000 64000
Operating mode SYNCHRONOUS - SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 85 °C - 70 °C 85 °C 70 °C 70 °C
organize 64KX32 - 64KX32 64KX32 64KX32 64KX32
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code QFP - QFP QFP QFP QFP
Package shape RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLATPACK - FLATPACK FLATPACK FLATPACK FLATPACK
Parallel/Serial PARALLEL - PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Certification status Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 3.35 mm - 3.35 mm 3.35 mm 3.35 mm 3.35 mm
Maximum supply voltage (Vsup) 3.6 V - 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3.135 V - 3.135 V 3.135 V 3.135 V 3.135 V
Nominal supply voltage (Vsup) 3.3 V - 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES - YES YES YES YES
technology CMOS - CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL - COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL
Terminal form GULL WING - GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm - 0.65 mm 0.65 mm 0.65 mm 0.65 mm
Terminal location QUAD - QUAD QUAD QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 14 mm - 14 mm 14 mm 14 mm 14 mm
How to write programs for MSP430 PWM with different frequencies
How to use MSP430 to make PWM waves of different frequencies? Please help me, experts....
ajungle Microcontroller MCU
EEWORLD University Hall----Live Replay: Application of MSP430 in Stepper Motor
Live replay: Application of MSP430 in stepper motor : https://training.eeworld.com.cn/course/27320...
hi5 Integrated technical exchanges
How to use C language to write high-quality code for MSP430
How to use C language to write high-quality code for MSP430...
wangshuzheng PCB Design
Wince application installation advice
This is how Meizu installs applications....
zhangle8311 Embedded System
Wanted: Tornado/VxWorks Getting Started and Advanced
I want to buy "Tornado/VxWorks Getting Started and Advanced", where can I buy it? I have searched many online bookstores but they are all out of stock. Can someone help me? Thank you mryanzh@126.com...
panyi1012 Real-time operating system RTOS
How to use FPGA to design high-order FIR filters
I'm working on my graduation project recently and I used a high-order FIR filter. I was confused. After searching for some information, I learned a method: using a distributed serial-parallel combinat...
hjchen5949 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2194  203  2021  1762  97  45  5  41  36  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号