EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001LG-0135CDI8

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size170KB,21 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3Q001LG-0135CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001LG-0135CDI8 - - View Buy Now

8N3Q001LG-0135CDI8 Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N3Q001LG-0135CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
RoHSN
ProductXO
Package / Case7 mm x 5 mm
Length7 mm
Width5 mm
Height1.55 mm
PackagingCut Tape
PackagingReel
Factory Pack Quantity1000
Unit Weight0.006562 oz
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
On the way to get off work in Beijing in summer
Yesterday, I was taking the bus after get off work. The driver braked suddenly. I didn't hold the handle and flew towards the windshield. Fortunately, someone helped me. My arm fell on the fender behi...
Melinda123 Talking
Transistor knowledge
[font=宋体]Structure and types of transistors [/font] [font=宋体] The transistor is one of the basic semiconductor components, has the function of current amplification, and is the core component of the e...
粉红小猪 MCU
Linux development study notes_window platform_create linux system
I just started learning the Linux system. This is the whole process of my first installation of the Linux system (virtual machine mode) on the Windows platform. It is illustrated and very detailed. I ...
社区小哥 Linux and Android
References to multiple modules in Verilog
References to multiple modules in Verilog First, reference a digital tube dynamic display module in the top-level module: led_disp led( .clk(clk), .disp_num(dis_num), .ledseg(ledseg), .ledseg(ledseg),...
flyriz FPGA/CPLD
lpx54102 The official routine is too tricky
I looked at the official examples of nxp today, and the official library feels messy. There are all kinds of intrusions. It would be great if it could be like st....
东东6 NXP MCU
【TI recommended course】#What is I2C design tool? #
//training.eeworld.com.cn/TI/show/course/5701...
zhyouer TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1554  2199  794  791  1150  32  45  16  24  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号