EEWORLDEEWORLDEEWORLD

Part Number

Search

AT17F16-30CC

Description
FPGA Configuration Flash Memory
Categorystorage    storage   
File Size199KB,18 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric Compare View All

AT17F16-30CC Online Shopping

Suppliers Part Number Price MOQ In stock  
AT17F16-30CC - - View Buy Now

AT17F16-30CC Overview

FPGA Configuration Flash Memory

AT17F16-30CC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAtmel (Microchip)
Parts packaging codeSOIC
package instructionSON, SOLCC8,.25
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum clock frequency (fCLK)33 MHz
Durability10000 Write/Erase Cycles
JESD-30 codeS-XDSO-N8
JESD-609 codee0
length5.99 mm
memory density16777216 bit
Memory IC TypeCONFIGURATION MEMORY
memory width1
Humidity sensitivity level3
Number of functions1
Number of terminals8
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX1
Package body materialUNSPECIFIED
encapsulated codeSON
Encapsulate equivalent codeSOLCC8,.25
Package shapeSQUARE
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)240
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.14 mm
Maximum standby current0.002 A
Maximum slew rate0.04 mA
Maximum supply voltage (Vsup)3.63 V
Minimum supply voltage (Vsup)2.97 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
typeNOR TYPE
width5.99 mm
Maximum write cycle time (tWC)0.03 ms
Base Number Matches1
Features
Programmable 16,777,216 x 1-bit Serial Memories Designed to Store Configuration
Programs for Field Programmable Gate Arrays (FPGAs)
3.3V Output Capability
5V Tolerant I/O Pins
Program Support using the Atmel ATDH2200E System or Industry Third Party
Programmers
In-System Programmable (ISP) via 2-wire Bus
Simple Interface to SRAM FPGAs
Compatible with Atmel AT40K and AT94K Devices, Altera FLEX
®
, APEX
Devices,
Lucent ORCA
®
FPGAs, Xilinx XC3000
, XC4000
, XC5200
, Spartan
®
, Virtex
®
FPGAs,
Motorola MPA1000 FPGAs
Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
Low-power CMOS FLASH Process
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC
Footprint Packages), 20-lead PLCC, 44-lead PLCC and 44-lead TQFP Packages
Emulation of Atmel’s AT24CXXX Serial EEPROMs
Low-power Standby Mode
Single Device Capable of Holding 4 Bit Stream Files Allowing Simple System
Reconfiguration
Fast Serial Download Speeds up to 33 MHz
Endurance: 10,000 Write Cycles Typical
FPGA
Configuration
Flash Memory
AT17F16
Description
The AT17F Series of In-System Programmable Configuration PROMs (Configurators)
provide an easy-to-use, cost-effective configuration memory for Field Programmable
Gate Arrays. The AT17F Series device is packaged in the 8-lead LAP, 20-lead PLCC,
44-lead PLCC and 44-lead TQFP, see Table 1. The AT17F Series Configurator uses a
simple serial-access procedure to configure one or more FPGA devices.
The AT17F Series Configurators can be programmed with industry-standard program-
mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.
Table 1.
AT17F Series Packages
Package
8-lead LAP
20-lead PLCC
44-lead PLCC
44-lead TQFP
AT17F16
Yes
Yes
Yes
Yes
Advance
Information
Rev. 3392A–CNFG–10/03
1

AT17F16-30CC Related Products

AT17F16-30CC AT17F16 AT17F16-30JI
Description FPGA Configuration Flash Memory FPGA Configuration Flash Memory FPGA Configuration Flash Memory
Is it Rohs certified? incompatible - incompatible
Maker Atmel (Microchip) - Atmel (Microchip)
Parts packaging code SOIC - LPCC
package instruction SON, SOLCC8,.25 - QCCJ, LDCC20,.4SQ
Contacts 8 - 20
Reach Compliance Code compliant - compliant
ECCN code EAR99 - EAR99
Maximum clock frequency (fCLK) 33 MHz - 33 MHz
Durability 10000 Write/Erase Cycles - 10000 Write/Erase Cycles
JESD-30 code S-XDSO-N8 - S-PQCC-J20
JESD-609 code e0 - e0
length 5.99 mm - 8.9662 mm
memory density 16777216 bit - 16777216 bit
Memory IC Type CONFIGURATION MEMORY - CONFIGURATION MEMORY
memory width 1 - 1
Humidity sensitivity level 3 - 2
Number of functions 1 - 1
Number of terminals 8 - 20
word count 16777216 words - 16777216 words
character code 16000000 - 16000000
Operating mode SYNCHRONOUS - SYNCHRONOUS
Maximum operating temperature 70 °C - 85 °C
organize 16MX1 - 16MX1
Package body material UNSPECIFIED - PLASTIC/EPOXY
encapsulated code SON - QCCJ
Encapsulate equivalent code SOLCC8,.25 - LDCC20,.4SQ
Package shape SQUARE - SQUARE
Package form SMALL OUTLINE - CHIP CARRIER
Parallel/Serial SERIAL - SERIAL
Peak Reflow Temperature (Celsius) 240 - 225
power supply 3.3 V - 3.3 V
Certification status Not Qualified - Not Qualified
Maximum seat height 1.14 mm - 4.572 mm
Maximum standby current 0.002 A - 0.002 A
Maximum slew rate 0.04 mA - 0.04 mA
Maximum supply voltage (Vsup) 3.63 V - 3.63 V
Minimum supply voltage (Vsup) 2.97 V - 2.97 V
Nominal supply voltage (Vsup) 3.3 V - 3.3 V
surface mount YES - YES
technology CMOS - CMOS
Temperature level COMMERCIAL - INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb)
Terminal form NO LEAD - J BEND
Terminal pitch 1.27 mm - 1.27 mm
Terminal location DUAL - QUAD
Maximum time at peak reflow temperature 30 - 30
type NOR TYPE - NOR TYPE
width 5.99 mm - 8.9662 mm
Maximum write cycle time (tWC) 0.03 ms - 0.03 ms
Base Number Matches 1 - 1
I have a problem making 8*8 dot matrix LED!
I am making a dot matrix LED. I made an 8*8 dot matrix first, which can display simple characters, but I don't know how to scroll the display. Please give me some programming ideas or simple programs....
jiyu29009 Embedded System
Finally solved the XDS100 V2.0 driver problem of TMS320F28377S development board
[i=s]This post was last edited by littleshrimp on 2019-5-6 11:17[/i] Let me first make a bold "prediction". I think TI's MCU product line is going to be doomed. The LAUNCHXL-F28377S I have was made a ...
littleshrimp TI Technology Forum
December 12th, is it the Shenma Festival? . . . . . . Please give me the answer
December 12th, is it the Shenma Festival? . . . . . . Please give me the answer...
499362154 Talking
AD9 mid-level schematic design
Forum friends, when we usually design, we have several separate schematic diagrams, connected through the network. Now we have encountered a problem and need to carry out hierarchical design. First, I...
呜呼哀哉 Analog electronics
Download the white paper and answer questions to win prizes | TE "Smart Monitoring Application Connectivity Solution Guide"
With the development of smart cities around the world, surveillance systems can effectively improve the quality of life and ensure social security. In order to ensure public safety, technologies such ...
EEWORLD社区 Integrated technical exchanges
The role of TICKSPD in clock configuration in cc2530
I have seen many routines configured with an external 32M crystal oscillator, all of which have CLKCONCMD&=~0X47. In this way, the system clock speed is 32M, but the TICKSPD is 250K. What will this TI...
xujiandong1985 Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 517  158  1987  836  1538  11  4  41  17  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号