EP1C4F256C7ES datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> EP1C4F256C7ES

EP1C4F256C7ES: DescriptionFPGA, 5980 CLBS, 275 MHz, PQFP144; Categorysemiconductor Programmable logic devices; File Size755KB，104 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

EP1C4F256C7ES Overview

FPGA, 5980 CLBS, 275 MHz, PQFP144

EP1C4F256C7ES Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	144
Maximum supply/operating voltage	1.58 V
Minimum supply/operating voltage	1.42 V
Rated supply voltage	1.5 V
Processing package description	22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144
state	ACTIVE
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	TIN LEAD
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
organize	5980 CLBS
Maximum FCLK clock frequency	275 MHz
Number of configurable logic modules	5980
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY

Preview

Download Datasheet

View All

Section I. Cyclone FPGA

Family Data Sheet

This section provides designers with the data sheet specifications for

Cyclone

devices. The chapters contain feature definitions of the internal

architecture, configuration and JTAG boundary-scan testing information,

DC operating conditions, AC timing parameters, a reference to power

consumption, and ordering information for Cyclone devices.

This section contains the following chapters:

■

Chapter 1. Introduction

Chapter 2. Cyclone Architecture

Chapter 3. Configuration & Testing

Chapter 4. DC & Switching Characteristics

Chapter 5. Reference & Ordering Information

Revision History

Refer to each chapter for its own specific revision history. For information

on when each chapter was updated, refer to the Chapter Revision Dates

section, which appears in the complete handbook.

Altera Corporation

Section I–1

Preliminary

1. Introduction

C51001-1.4

Introduction

The Cyclone

field programmable gate array family is based on a 1.5-V,

0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic

elements (LEs) and up to 288 Kbits of RAM. With features like phase-

locked loops (PLLs) for clocking and a dedicated double data rate (DDR)

interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory

requirements, Cyclone devices are a cost-effective solution for data-path

applications. Cyclone devices support various I/O standards, including

LVDS at data rates up to 640 megabits per second (Mbps), and 66- and

33-MHz, 64- and 32-bit peripheral component interconnect (PCI), for

interfacing with and supporting ASSP and ASIC devices. Altera also

offers new low-cost serial configuration devices to configure Cyclone

devices.

The following shows the main sections in the Cyclone FPGA Family Data

Sheet:

Section

Page

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–1

Logic Array Blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–3

Logic Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5

MultiTrack Interconnect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–12

Embedded Memory. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–18

Global Clock Network & Phase-Locked Loops. . . . . . . . . . . 2–29

I/O Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–39

Power Sequencing & Hot Socketing . . . . . . . . . . . . . . . . . . . . 2–55

IEEE Std. 1149.1 (JTAG) Boundary Scan Support . . . . . . . . . . 3–1

SignalTap II Embedded Logic Analyzer . . . . . . . . . . . . . . . . . 3–5

Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–5

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–1

Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–8

Timing Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–9

Software. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Device Pin-Outs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Altera Corporation

January 2007

1–1

Preliminary

Recommended Resources

A brief analysis of the working principle and function of IGBT

Universal remote control switch circuit

Neutral line break protection circuit

NAC-206 has self-test circuitry

555 darkroom printing timed exposure device circuit

DC high voltage generator circuit

E Power Game - Fail: It seems that I really need to work hard. I failedThe error is: the two capacitors are in the wrong position. I think the rear stage needs to use polarity. Is it okay if the front stage does not need ...; lyzhangxiang Analogue and Mixed Signal

Is there any award report of Beijing TI Cup? ? ? agc: Beijing is very mysterious. No relevant information can be found online Designing an AGC using just two op amps and a launchpad...; whuer Microcontroller MCU

Question: How does a microcontroller calculate voltage values?: This single chip microcomputer is mainly used to control switches. The single chip microcomputer controls relays. The specific requirement is that when the voltage value is less than 170V, the single ...; qihaijun Embedded System

Cadence IC Design (full tutorial).: Cadence IC Design (Full Tutorial). The file is large, download it yourself http://crm.51eda.com/book/pcb/cadence/cadenceic.rar...; fighting Analog electronics

By the end of March, participants of Altera SoC Experience Event are requested to take action and post reviews according to the event rules.: [size=4][color=#000000][font=微软雅黑, Tahoma, 宋体]Hi, everyone. By the end of March, participants of the Altera SoC Experience Event who have not submitted enough articles, please submit at least 3 evalua...; EEWORLD社区 FPGA/CPLD

Comparison between ARM interrupt mode (IRQ) and fast interrupt mode (FIQ): [img=8,9]http://www.myir-tech.com/attached/image/web/chevron.gif[/img] Concept[hr][align=left]IRQ (Interrupt Request): refers to the interrupt mode. [/align][align=left]FIQ (Fast Interrupt Request): r...; 奋斗之路 ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components