CX28342 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > CX28342

Preview

CX28342: DescriptionDual/Triple/Quad/Hex/Octal-Enhanced DS3/E3 Framer; File Size1MB，195 Pages; ManufacturerETC

Download Datasheet Compare View All

CX28342 Overview

Dual/Triple/Quad/Hex/Octal-Enhanced DS3/E3 Framer

Preview

Download Datasheet

View All

CX28342/3/4/6/8

Dual/Triple/Quad/Hex/Octal-Enhanced

DS3/E3 Framer

The CX28342/3/4/6/8 provides Dual, Triple, Quad, Hex, and Octal DS3/E3

framers designed to support DS3-M13, DS3-C-bit parity, E3-G.751, and

E3-G.832 transmission formats.

The CX28342/3/4/6/8 provides framing recovery for M13, M23, C-bit

parity, G.751, and G.832 formatted signals. A FIFO buffer in the receive

path can be enabled to reduce jitter on the incoming data. The CX28342/

3/4/6/8 devices allow for ease of configuration, while providing

maximum flexibility to support the transmission and recovery of industry

standard formats. It provides a flexible overhead bit generation method in

DS3/E3 modes to source overhead bits on an individual framer.

Distinguishing Features

NOTE:

The index letter

appearing in a register’s name, represents the

channel number, one per channel.

Functional Block Diagram

VCO

RXCKI

RXPOS

RXNEG

LINECK

TXPOS

TXNEG

TCLKO

RXDAT

RXMSY

RXGAPCK

REXTCK

Channel 1

TXDATI

Framer

TXCKI

(Typical All Channels)

TEXT

TEXTCK

TXSY

TXGAPCK

Two, three, four, six, eight independent T3/

E3 framers in one package

Line coding supported:

T3-B3ZS, NRZ, AMI

E3-HDB3, NRZ, AMI

Framing supported:

T3-M13, M23, C-bit parity

E3-G.751, G.832

Inserts and extracts overhead bits

Full FEAC and TDL channels support

Full Performance Monitoring support per

T1.231

Integrated Dejitter FIFO

Glueless interfaces to the following

processors:

Intel: 8051, 8151, 8031, 8751, 8x251

Motorola: 68000, 68020, 68030, 68302

An asynchronous processor interface

LIU Interfaces:

Glueless interface to Conexant’s DS3/E3

LIU (CX2832/3)

Option for a definition of LIU’s clocks

polarity-sampling edge

Power Supplies and Power Consumption

I/O 3.3 V, input 5 V-tolerant, core 2.5 V

Requires 3.3 V and 2.5 V power

supplies. Optional 5 V supply required

for 5 V input tolerance

Low power operation (<200 mW per

port)

System Side

Line Side

Applications

Channel 2

Framer

ONESEC

MOTO

ALE

DTACK

INTR

Digital Cross-Connect Systems

Digital PCM Switches

Access Concentrators

CSUs

ATM Switches

Concentrators

PBXs

Routers

Test Equipment

Microprocessor

Interface

Channel 3

Framer

Channel 4

Framer

Testing

JTAG boundary scan support

28348-DSH-001-B

Mindspeed Technologies™

February

2003

Contents

Figures

Tables

1.1

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .iii

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

1.1.1

DS3 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2

1.1.2

E3 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2

Pin Descriptions (CX28342/3/4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3

Pin Descriptions (CX28346/8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-17

1.0 Product Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

1.2

1.3

2.0 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

2.1

Transmitter Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.1

Transmitter Overhead Bit Generation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.1.1

DS3 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.1.2

E3–G.751 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.1.3

E3–G.832 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.2

Alarm Signal Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.2.1

Loss of Signal Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.2.2

DS3 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.2.3

E3-G.751 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.2.4

E3-G.832 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.3

Terminal Data Link Transmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.3.1

HDLC/LAPD Formatting Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.3.2

FIFO Control Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.3.3

Initial Setup of Transmit Data Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.3.4

Sending Message Using the FIFO—Normal Operation . . . . . . . . . . . . . . . . . . . .

2.1.3.5

FIFO Special Events. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.4

FEAC Channel Transmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.4.1

Single Code-Word Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.4.2

Repetitive Code-Word Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.5

Test Equipment—Error Insertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.5.1

DS3 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.5.2

E3-G.751 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.5.3

E3-G.832 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1.5.4

Line Coding Errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2-3

2-11

2-12

2-15

2-16

2-18

2-19

2-21

2-22

2-23

2-24

2-25

2-26

2-27

2-29

2-30

2-31

2-32

2-33

28348-DSH-001-B

Mindspeed Technologies™

iii

Contents

CX28342/3/4/6/8 Data Sheet

2.2

2.3

2.4

2.5

Receiver Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.1

Line-Side Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.2

System-Side Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.3

Clock Dejitter FIFO. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.4

Overhead Bit Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.4.1

Processing of Overhead Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.4.2

Internal Processing of Overhead Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5

Performance Monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5.1

Bipolar Violation (BPV), Excessive Zeros (EXZ), and Line Code Violation (LCV) .

2.2.5.2

Loss of Signal (LOS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5.3

Framing Bit Error (FBE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5.4

Out of Frame (OOF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5.5

Severely Errored Frame (SEF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5.6

Alarm Indication Signal (AIS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5.7

Idle Signal (IDLE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5.8

Parity Error (PER) and P-Bit Disagreement (PBD) . . . . . . . . . . . . . . . . . . . . . . .

2.2.5.9

Path Parity Error (PPER) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.5.10 Remote Alarm/Defect Indication (RAI/RDI), X-bit disagreement (XBD) . . . . . . .

2.2.5.11 Far-End Block Error/Remote Error Indication (FEBE/REI) . . . . . . . . . . . . . . . . . .

2.2.6

One-Second Counter Latching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.7

Terminal Data Link Reception . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.7.1

Initial Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.7.2

Writing Messages into the FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.7.3

Reading Messages from the FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.8

Far-End Alarm and Control Channel Reception . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.8.1

Writing into the FEAC Stack . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.2.8.2

Reading from the FEAC Stack . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Microprocessor Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.1

Address/Data Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.2

Control Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.3

Interrupt Requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.4

Hardware Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.5

Software Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.6

Initialization Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Loopbacks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.4.1

Shallow Line Loopback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.4.2

Remote Line Loopback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.4.3

Payload Loopback. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.4.4

Source Loopback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Joint Test Access Group (JTAG) Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.5.1

Instructions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2-35

2-36

2-40

2-41

2-42

2-44

2-45

2-46

2-47

2-48

2-49

2-51

2-52

2-53

2-55

2-57

2-58

2-59

2-60

2-62

2-63

2-64

2-65

Mindspeed Technologies™

28348-DSH-001-B

CX28342 Related Products

	CX28342	CX28343	CX28344	CX28346	CX28348
Description	Dual/Triple/Quad/Hex/Octal-Enhanced DS3/E3 Framer	Dual/Triple/Quad/Hex/Octal-Enhanced DS3/E3 Framer	Dual/Triple/Quad/Hex/Octal-Enhanced DS3/E3 Framer	Dual/Triple/Quad/Hex/Octal-Enhanced DS3/E3 Framer	Dual/Triple/Quad/Hex/Octal-Enhanced DS3/E3 Framer

Recommended Resources

Automotive integrated circuit regulator circuit

Use a reed switch to switch two signal light circuits

Automatic temperature control circuit for electric heating appliances

Select amplifier circuit

Low resistance power distribution circuit

Looking for a routine program for using SPI of LM3S811: I am now learning LM3S811, but I don't know how to use SPI. I would like to ask if there are any forum friends who are familiar with the use of SPI. Please give me some advice. Thank you....; sdkd2006 Microcontroller MCU

TI development tools price cuts: Two things: 1.2[size=5]. I applied for a few G2955s and want to make a board. Please give me some advice. What peripherals should I add to make a launchpad? NFC? Thank you~[/size] [[i] This post was l...; juring Microcontroller MCU

What is the function of the optocoupler in the IGBT drive circuit?: What are the dangers of not using optocoupler isolation? Why choose TLP250 when designing? Is it just because it is cheap? What parameters should be considered for TLP250? Output current and isolation...; 西里古1992 Analog electronics

Question + launchpad CCS breakpoint problem: My launchpad is under ccs4, one machine can set breakpoints, and the other can't. The one that can't set breakpoints keeps running... What could be the problem? Thanks....; gkcn Microcontroller MCU

Newbie question, please help me: I run a project I built, but it pops up an error "Attempt to connect failed immediately"! I installed EVC4.0+STANDARD_SDK5, and selected WINCE (EMULATOR) as the CPU....; ko1982 Embedded System

Surprisingly, I received two Rubik's Cubes today...: I received a package today and thought it was a USB flash drive. I looked at the package and it was a rectangular block, which was a bit strange. I opened it and realized it was two Rubik's cubes! :lo...; 小鹰fighting Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components