EEWORLDEEWORLDEEWORLD

Part Number

Search

DG401AZ883

Description
DUAL 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDIP16
Categoryaccessories   
File Size114KB,10 Pages
ManufacturerTEMIC
Websitehttp://www.temic.de/
Download Datasheet Compare View All

DG401AZ883 Overview

DUAL 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDIP16

DG401/403/405
Low-Power, High-Speed CMOS Analog Switches
Features
D
D
D
D
D
D
44-V Supply Max Rating
"15-V
Analog Signal Range
On-Resistance—r
DS(on)
: 20
W
Low Leakage—I
D(on)
: 40 pA
Fast Switching—t
ON
: 100 ns
Ultra Low Power
Requirements—P
D
: 0.35
mW
D
TTL, CMOS Compatible
D
Single Supply Capability
Benefits
D
D
D
D
Wide Dynamic Range
Low Signal Errors and Distortion
Break-Before-Make Switching Action
Simple Interfacing
Applications
D
D
D
D
D
D
Audio and Video Switching
Sample-and-Hold Circuits
Battery Operation
Test Equipment
Hi-Rel Systems
PBX, PABX
Description
The DG401/403/405 monolithic analog switches were
designed to provide precision, high performance switching of
analog signals. Combining low power (0.35
mW,
typ) with
high speed (t
ON
: 100 ns, typ), the DG401 series is ideally
suited for portable and battery powered industrial and military
applications.
Built on the Siliconix proprietary high-voltage silicon-gate
process to achieve high voltage rating and superior
switch on/off performance, break-before-make is guaranteed
for the SPDT configurations. An epitaxial layer prevents
latchup.
Each switch conducts equally well in both directions when on,
and blocks up to 30 V peak-to-peak when off. On-resistance
is very flat over the full
"15-V
analog range, rivaling JFET
performance without the inherent dynamic range limitations.
The three devices in this series are differentiated by the type
of switch action as shown in the functional block diagrams.
Functional Block Diagrams and Pin Configurations
DG401
Dual-In-Line and SOIC
D
1
NC
NC
NC
NC
NC
NC
D
2
1
2
3
4
5
6
7
8
Top View
16
15
14
13
12
11
10
9
S
1
IN
1
V–
GND
V
L
V+
IN
2
S
2
NC
NC
NC
NC
NC
Key
4
5
6
7
8
9
10
11
12
13
LCC
NC D
1
NC S
1
IN
1
3
2
1
20
19
18
17
16
15
14
V–
GND
NC
V
L
V+
Two SPST Switches per Package
DG401
Truth Table
Logic
0
1
Switch
OFF
ON
Logic “0”
v
0.8 V
Logic “1”
w
2 4 V
2.4
NC D
2
NC S
2
IN
2
Top View
Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70049.
Siliconix
S-53748—Rev. E, 05-Jun-97
1

DG401AZ883 Related Products

DG401AZ883 DG401 DG403 DG405 DG403DY DG403AK883 DG403AK
Description DUAL 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDIP16 DUAL 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDIP16 DUAL 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDIP16 DUAL 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDIP16 DUAL 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, PDSO16 DUAL 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDIP16 DUAL 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, CDIP16
Are domestic ICs so good that they are all exported? Are they no longer interested in the Chinese market?
I recently encountered some problems when looking for domestic chips. Why do many domestic chips provide data sheets in English? Isn't it easy for a Chinese company to write a Chinese manual? Why are ...
littleshrimp Talking
Keil License Issues on the CD-ROM of Stellaris Development Board
Can't link an Image larger than 16k :( Is there any way to solve this?...
richiefang Microcontroller MCU
mounting /dev/mtdblock3 on /mnt/restore failed: No such device
[color=#FF0000]DVS6446[/color]启动信息如下:Starting kernel ...Uncompressing Linux............................................................. ..................................... done, booting the kernel....
iamfuchengzxh Embedded System
High level to low level
How do I use two triodes to complete the conversion from high level to low level at a 5V level? Can you help me draw a diagram?...
魔术师 Analog electronics
Additional Noise Reduction Design Strategies
Use the best-in-class LNA with the lowest noise in your design. When designing a system, consider the true nominal temperature of the application. Isolate external noise or prevent it from affecting t...
alan000345 RF/Wirelessly
My personal understanding of the double latch method
Why is the dual latch method for solving metastability called dual latch instead of dual register? Personally, I think that the clock needs to be delayed in two stages, and two delays generate two D f...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 827  1449  2293  2337  2125  17  30  47  48  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号