591BA31M2500DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 591BA31M2500DG

591BA31M2500DG: DescriptionStandard Clock Oscillators Single Frequency XO, OE Pin 1; CategoryPassive components; File Size394KB，15 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

591BA31M2500DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	591BA31M2500DG	-	-	View	Buy Now

591BA31M2500DG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 1

591BA31M2500DG Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Standard Clock Oscillators
Frequency	31.25 MHz
Frequency Stability	100 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	7 mm x 5 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Current Rating	90 mA
Type	Crystal Oscillator
Duty Cycle - Max	55 %

Preview

Download Datasheet

View All

S i 5 9 0 / 5 91

1 ps M

I T T E R

RYSTAL

SC ILLA TOR

(XO)

(10 M H

Z TO

810 MH

)

Features

Available with any-frequency output



frequencies from 10 to 810 MHz



3rd generation DSPLL

with superior



jitter performance: 1 ps max jitter



Better frequency stability than SAW-



based oscillators



Internal fundamental mode crystal

ensures high reliability



Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry Standard 5x7 and

3.2x5 mm packages

Pb-free/RoHS-compliant

–40 to +85 ºC operating

temperature range

Si5602

Applications

SONET/SDH (OC-3/12/48)



Networking



SD/HD SDI/3G SDI video



Ordering Information:

See page 7.

Test and measurement



Storage



FPGA/ASIC clock generation



Description

The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL

circuitry

to provide a low jitter clock at high frequencies. The Si590/591 supports any

frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique

crystal is required for each output frequency, the Si590/591 uses one fixed

crystal to provide a wide range of output frequencies. This IC based

approach allows the crystal resonator to provide exceptional frequency

stability and reliability. In addition, DSPLL clock synthesis provides superior

supply noise rejection, simplifying the task of generating low jitter clocks in

noisy environments typically found in communication systems. The

Si590/591 IC based XO is factory configurable for a wide variety of user

specifications including frequency, supply voltage, output format, and

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

Pin Assignments:

See page 6.

(Top View)

GND

CLK–

CLK+

Si590 (LVDS/LVPECL/CML)

GND

CLK

Functional Block Diagram

CLK– CLK+

17 k



Fixed

Frequency

Si590 (CMOS)

Any-rate

10–810 MHz

DSPLL

Clock

Synthesis

CLK–

CLK+

GND

17 k



GND

*Note: Output Enable High/Low Options Available – See Ordering Information

Si591 (LVDS/LVPECL/CML)

Rev. 1.1 12/17

Si590/591

Recommended Resources

How to avoid electrical stress in chip design, do you know?

NE555 exponential voltage controlled oscillator circuit diagram

Analog counter circuit diagram

Broadband AC isolation amplifier with frequency band 600kHz

Temperature control circuit that replaces imported automobile temperature switches

Amplifier timing exposure circuit

Clock chip display problem: I use C51 to read the time in DS1687 (clock chip), and then send it to the 16*48 dot matrix LED for display; but every time I power on, it can only display the current read time, and the time is not a...; zuojie2008 Embedded System

PB compile, help me see, what is this error (Unknown memory type found 'XIPKERNEL'): Please help me check, what is this error? Error: Unknown memory type found 'XIPKERNEL' nk.exe D:\WINCE500\PBWorkspaces\JZ4750\RelDir\DRACO_MIPSII_Release\kern.exe XIPKERNEL Windows CE ROM Image Builde...; qqai Embedded System

EDI CON CHINA is coming to Shanghai! It will be open soon, please register as soon as possible!!!: [font=微软雅黑][size=4][color=Black] [/color][/size][/font][align=left][font=微软雅黑][b][font=微软雅黑][size=4][url=http://www.mwjournalchina.com/edicon/registration.asp][color=Red]Click here to register before ...; EEWORLD社区 Integrated technical exchanges

I'm just asking, how are your colleagues treated?: Can you share your salary?...; qxz119 Talking

Circuit Design FPGA Experience: Absolutely great information!...; duanwuyu FPGA/CPLD

He started his business at the age of 56, but his profit this year is 1.5 times that of Huawei. He is a man who makes his competitors tremble!: [url=http://business.sohu.com/20160804/n462688892.shtml]Original address[/url] Zong Qinghou founded Wahaha at the age of 42, Ren Zhengfei founded Huawei at the age of 44, and Tao Huabi founded Lao Gan...; 白丁 Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components