GS82582T37GE-400I datasheet, PDF

Datasheet> All Categories > storage> GS82582T37GE-400I

GS82582T37GE-400I: DescriptionSRAM 1.5/1.8V 8M x 36 288M; Categorystorage; File Size320KB，28 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

GS82582T37GE-400I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GS82582T37GE-400I	-	-	View	Buy Now

GS82582T37GE-400I Overview

SRAM 1.5/1.8V 8M x 36 288M

GS82582T37GE-400I Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	GSI Technology
Product Category	SRAM
RoHS	Details
Memory Size	288 Mbit
Organization	8 M x 36
Maximum Clock Frequency	400 MHz
Interface Type	Parallel
Supply Voltage - Max	1.9 V
Supply Voltage - Min	1.7 V
Supply Current - Max	790 mA
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	BGA-165
Packaging	Tray
Memory Type	DDR-II
Type	SigmaDDR-II+ B2
Moisture Sensitive	Yes
Factory Pack Quantity	10

Preview

Download Datasheet

View All

GS82582T19/37GE-450/400/375/333

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• 2.0 Clock Latency

• Simultaneous Read and Write SigmaDDR™ Interface

• Common I/O bus

• JEDEC-standard pinout and package

• Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 2 Read and Write

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) inputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation with self-timed Late Write

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid pin (QVLD) Support

• IEEE 1149.1 JTAG-compliant Boundary Scan

• RoHS-compliant 165-bump BGA package

288Mb SigmaDDR-II+

Burst of 2 SRAM

450 MHz–333 MHz

1.8 V V

1.8 V or 1.5 V I/O

SRAMs. The GS82582T19/37GE SigmaDDR-II+ SRAMs are

just one element in a family of low power, low voltage HSTL

I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS82582T19/37GE SigmaDDR-II+ SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

Each internal read and write operation in a SigmaDDR-II+ B2

RAM is two times wider than the device I/O bus. An input data

bus de-multiplexer is used to accumulate incoming data before

it is simultaneously written to the memory array. An output

data multiplexer is used to capture the data produced from a

single memory array read and then route it to the appropriate

output drivers as needed. Therefore, the address field of a

SigmaDDR-II+ B2 RAM is always one address pin less than

the advertised index depth (e.g., the 16M x 18 has an 8M

addressable index).

SigmaDDR™ Family Overview

The GS82582T19/37GE are built in compliance with the

SigmaDDR-II+ SRAM pinout standard for Common I/O

synchronous SRAMs. They are 301,989,888-bit (288Mb)

Parameter Synopsis

-450

tKHKH

tKHQV

2.2 ns

0.45 ns

-400

2.5 ns

0.45 ns

-375

2.66 ns

0.45 ns

-333

3.0 ns

0.45 ns

Rev: 1.04b 11/2017

1/28

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS82582T19/37GE-450/400/375/333

Background

Common I/O SRAMs, from a system architecture point of view, are attractive in read dominated or block transfer applications.

Therefore, the SigmaDDR-II+ SRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs are

unpopular in applications where alternating reads and writes are needed because bus turnaround delays can cut high speed

Common I/O SRAM data bandwidth in half.

Burst Operations

Read and write operations are "Burst" operations. In every case where a read or write command is accepted by the SRAM, it will

respond by issuing or accepting two beats of data, executing a data transfer on subsequent rising edges of K and K, as illustrated in

the timing diagrams.This means that it is possible to load new addresses every K clock cycle. Addresses can be loaded less often, if

intervening deselect cycles are inserted.

Deselect Cycles

Chip Deselect commands are pipelined to the same degree as read commands. This means that if a deselect command is applied to

the SRAM on the next cycle after a read command captured by the SRAM, the device will complete the two beat read data transfer

and then execute the deselect command, returning the output drivers to High-Z. A high on the LD pin prevents the RAM from

loading read or write command inputs and puts the RAM into deselect mode as soon as it completes all outstanding burst transfer

operations.

SigmaDDR-II+ Burst of 2 SRAM Read Cycles

The SRAM executes pipelined reads. The status of the Address, LD and R/W pins are evaluated on the rising edge of K. The read

command (LD low and R/W high) is clocked into the SRAM by a rising edge of K.

SigmaDDR-II+ Burst of 2 SRAM Write Cycles

The status of the Address, LD and R/W pins are evaluated on the rising edge of K. The SRAM executes "late write" data transfers.

Data in is due at the device inputs on the rising edge of K following the rising edge of K clock used to clock in the write command

(LD and R/W low) and the write address. To complete the remaining beat of the burst of two write transfer, the SRAM captures

data in on the next rising edge of K, for a total of two transfers per address load.

Special Functions

Byte Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with

a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be

stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low

during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a 2-beat data transfer. The x18

version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any

write sequence.

Rev: 1.04b 11/2017

5/28

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS82582T37GE-400I Related Products

	GS82582T37GE-400I	GS82582T37GE-450	GS82582T19GE-400I	GS82582T37GE-333	GS82582T19GE-450	GS82582T19GE-375I	GS82582T37GE-450I	GS82582T19GE-450I	GS82582T37GE-375	GS82582T19GE-333I
Description	SRAM 1.5/1.8V 8M x 36 288M	SRAM 1.5/1.8V 8M x 36 288M	Standard SRAM, 16MX18, 0.45ns, CMOS, PBGA165, BGA-165	SRAM 1.5/1.8V 8M x 36 288M	Standard SRAM, 16MX18, 0.45ns, CMOS, PBGA165, BGA-165	Standard SRAM, 16MX18, 0.45ns, CMOS, PBGA165, BGA-165	SRAM 1.5/1.8V 8M x 36 288M	SRAM 1.5/1.8V 16M x 18 288M	SRAM 1.5/1.8V 8M x 36 288M	Static random access memory 1.5/1.8V 16M x 18 288M
Product Attribute	Attribute Value	Attribute Value	-	Attribute Value	-	-	Attribute Value	Attribute Value	Attribute Value	-
Manufacturer	GSI Technology	GSI Technology	-	GSI Technology	-	-	GSI Technology	GSI Technology	GSI Technology	-
Product Category	SRAM	SRAM	-	SRAM	-	-	SRAM	SRAM	SRAM	static random access memory
RoHS	Details	Details	-	Details	-	-	Details	Details	Details	-
Memory Size	288 Mbit	288 Mbit	-	288 Mbit	-	-	288 Mbit	288 Mbit	288 Mbit	-
Organization	8 M x 36	8 M x 36	-	8 M x 36	-	-	8 M x 36	16 M x 18	8 M x 36	-
Maximum Clock Frequency	400 MHz	450 MHz	-	333 MHz	-	-	450 MHz	450 MHz	375 MHz	-
Interface Type	Parallel	Parallel	-	Parallel	-	-	Parallel	Parallel	Parallel	Parallel
Supply Voltage - Max	1.9 V	1.9 V	-	1.9 V	-	-	1.9 V	1.9 V	1.9 V	-
Supply Voltage - Min	1.7 V	1.7 V	-	1.7 V	-	-	1.7 V	1.7 V	1.7 V	-
Supply Current - Max	790 mA	860 mA	-	660 mA	-	-	880 mA	820 mA	730 mA	-
Minimum Operating Temperature	- 40 C	0 C	-	0 C	-	-	- 40 C	- 40 C	0 C	-
Maximum Operating Temperature	+ 85 C	+ 70 C	-	+ 70 C	-	-	+ 85 C	+ 85 C	+ 70 C	-
Mounting Style	SMD/SMT	SMD/SMT	-	SMD/SMT	-	-	SMD/SMT	SMD/SMT	SMD/SMT	-
Package / Case	BGA-165	BGA-165	-	BGA-165	-	-	BGA-165	BGA-165	BGA-165	-
Packaging	Tray	Tray	-	Tray	-	-	Tray	Tray	Tray	-
Memory Type	DDR-II	DDR-II	-	DDR-II	-	-	DDR-II	DDR-II	DDR-II	-
Type	SigmaDDR-II+ B2	SigmaDDR-II+ B2	-	SigmaDDR-II+ B2	-	-	SigmaDDR-II+ B2	SigmaDDR-II+ B2	SigmaDDR-II+ B2	-
Moisture Sensitive	Yes	Yes	-	Yes	-	-	Yes	Yes	Yes	-
Factory Pack Quantity	10	10	-	10	-	-	10	10	10	-

Recommended Resources

Narrowband FM Demodulator with Carrier Detection

Sireng brand BCD-212 refrigerator circuit

Low Power Supply Regulator ADM66304

TDA2005 power amplifier circuit diagram

The most practical basic diagram circuit 49 - electromagnetic speed control circuit

Computer motherboard circuit diagram 810 2_30

Solving the principle of output overshoot limiting soft start circuit (with pictures): REF is the output reference voltage 5V of the PWM driver IC. COMP is the output of the error amplifier that compares the output voltage feedback Vfb with the REF voltage divider. How to limit overshoo...; pengbiao1210 Analog electronics

Make suggestions for the ADI laboratory circuit "evaluation board" and the award ceremony has begun: Activity details: Talking about the ADI laboratory circuit "evaluation board" I came into contact with Activity link: [url=https://bbs.eeworld.com.cn/thread-360638-1-1.html]https://bbs.eeworld.com.cn/...; EEWORLD社区 ADI Reference Circuit

Why are hybrid cars neglected in China?: The Beijing Auto Show held last week is undoubtedly the most anticipated event in the Chinese auto industry. However, before the opening of the auto show, the first thing I encountered was a giant in ...; songbo Automotive Electronics

MSP430 digital tube display problem: When I was familiar with MSP430F149 recently, I used a learning board to program an eight-digit digital tube to display the numbers 0-7 in a cycle. I found that after downloading the program into 430 ...; 某蓝色外功心法 Microcontroller MCU

Problems with MC9S08QG8 external crystal oscillator circuit: The external crystal oscillator is 4.096MHz, the capacitors C1 and C2 are both 20pF, and the resistor RF is 1M. I feel that the external crystal oscillator is not oscillating. The voltages of the two ...; qihaijun Embedded System

STM32 Chinese introductory information feels pretty good! ~: STM32 Chinese introductory information feels pretty good! ~...; wanghongyang stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components