PLL650-02XM datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > PLL650-02XM

Preview

PLL650-02XM: DescriptionLow EMI Network LAN Clock; File Size92KB，6 Pages; ManufacturerETC

Download Datasheet Compare View All

PLL650-02XM Overview

Low EMI Network LAN Clock

Preview

Download Datasheet

View All

PLL650-02

Low EMI Network LAN Clock

FEATURES

•

PIN CONFIGURATION

VDD

XIN

XOUT/50MHz_OE*^

GND

VDD

50MHz/FS0*^

GND

50MHz/FS1*^

50MHz/FS2*

FS3

50MHz/SS0*

VDD

25MHz/100MHz

GND

SDRAMx2

GND

SDRAMx2

VDD

25MHz/125MHz

GND

25MHz/125MHz

Full CMOS output swing with 40-mA output drive

capability. 25-mA output drive at TTL level.

Advanced, low power, sub-micron CMOS processes.

25MHz fundamental crystal or clock input.

4 outputs at 50MHz, 2 outputs selectable at 25MHz or

125MHz, 1 output selectable at 25MHz or 100MHz.

2 SDRAM selectable frequencies of 66.6, 75, 83.3,

100MHz (Double Drive Strength).

All non SDRAM outputs can be disabled (tri-state)

Spread spectrum technology selectable for EMI

reduction from

±0.5%, ±0.75%

for SDRAM and 100MHz

output.

Zero PPM synthesis error in all clocks.

Ideal for Network switches.

3.3V operation.

Available in 24-Pin 150mil SSOP

Note:

SDRAMx2: Double Drive strength.

: Tri-Level input

: Internal pull-up

resistor. *: Bi-directional pin (input value is latched upon power-up).

PLL650-02

DESCRIPTIONS

The PLL 650-02 is a low cost, low jitter, and high

performance clock synthesizer. With PhaseLink’s

proprietary analog Phase Locked Loop techniques, the chip

accepts 25 MHz crystal, and produces multiple output

clocks for networking chips, PCI devices, SDRAM, and

ASICs, with double drive strength for its SDRAM outputs.

FREQUENCY TABLE

FS1

FS0

SDRAM

100MHz

SST

75MHz

SST

83.3MHz

SST

66.6MHz

SST

FS3

Pin 13, 15

Disable

125MHz

25MHz

FS2

Pin 22

25MHz

Disable

100MHz

SST

FS(2:3): Tri-level inputs.

SST: SST modulation applied (see selection table)

BLOCK DIAGRAM

XIN

XOUT

XTAL

OSC

50MHz

(can be disabled)

25MHz/125MHz

(can be disabled)

Control

Logic

FS (0:3)

SDRAM (66.6, 75, 83.3, 100MHz)

25MHz/100MHz

(can be disabled)

47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991

Rev 05/02/01 Page 1

PLL650-02

Connecting a bi-directional pin

Low EMI Network LAN Clock

A bi-directional pin serves as input upon power-up, and as output as soon as the inputs have been latched. The value of the

input is latched-in upon power-up. Depending on the pin (see pin description), the input can be tri-level or a standard two-level.

Unlike unidirectional pins, bi-directional pins cannot be connected directly to GND or VDD in order to set the input to "0" or "1",

since the pin also needs to serve as output. In the case of two level input pins, an internal pull-up resistor is present. This allows

a default value to be set when no external pull down resistor is connected between the pin and GND (by definition, a tri-level

input has a the default value of "M" (mid) if it is not connected). In order to connect a bi-directional pin to a non-default value, the

input must be connected to GND or VDD through an external pull-down/pull-up resistor.

Note:

when the output load presents a

low impedance in comparison to the internal pull-up resistor, the internal pull-up resistor may not be sufficient to pull the input up

to a logical “one”, and an external pull-up resistor may be required.

For bi-directional inputs, the external loading resistor between the pin and GND has to be sufficiently small (compared to the

internal pull-up resistor) so that the pin voltage be pulled below 0.8V (logical “zero”). In order to avoid loading effects when the

pin serves as output, the value of the external pull-down resistor should however be kept as large as possible. In general, it is

recommended to use an external resistor of around one sixth to one quarter of the internal pull-up resistor (see Application

Diagram).

Note:

when the output is used to drive a load presenting an small resistance between the output pin and VDD, this

resistance is in essence connected in parallel to the internal pull-up resistor. In such a case, the external pull-down resistor may

have to be dimensioned smaller to guarantee that the pin voltage will be low enough achieve the desired logical “zero”. This is

particularly true when driving 74FXX TTL components.

APPLICATION DIAGRAM

Internal to chip

VDD

External Circuitry

Power Up

Reset

Output

Bi-directional pin

Clock Load

Latched

Input

Latch

Jumper options

NOTE:

Rup=120k

Ω

for 50MHz/OE (Pin3); Rup=60k

Ω

for FS(0:1) . R starts from 1 to 0 while RB starts from 0 to 1.

47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991

Rev 05/02/01 Page 3

PLL650-02XM Related Products

	PLL650-02XM	PLL650-02	PLL650-02XI	PLL650-02XC
Description	Low EMI Network LAN Clock	Low EMI Network LAN Clock	Low EMI Network LAN Clock	Low EMI Network LAN Clock

Recommended Resources

Switching power supply driver PM4040F application circuit diagram

TDA1555Q power amplifier circuit diagram

Unidirectional thyristor AC voltage regulating circuit

Control circuit diagram that can both move and work for a long time

High-precision, low-power timer circuit

Embedded Training Experts: Course Description This course is based on the ARM+LINUX software and hardware training architecture. The training course focuses on: the design and programming of S3C2410 and its peripheral chips, th...; midea MCU

What is the difference between MSP430 timer a and timer b when generating pwm?: What is the difference between MSP430 timer a and timer b when generating pwm?...; 834707939 Microcontroller MCU

Light bulbs that can infect each other: [url=http://www.letuwang.com/uploads/userup/1005/112133539413.jpg][img=450,318]http://www.letuwang.com/uploads/userup/1005/112133539413.jpg[/img][/url] Creative lamps that can infect each other with l...; xyh_521 Creative Market

Easily understand V2X: V2X is car. 2 is to, connection. X is everything. As shown in the picture, V2X is just a random connection between cars. This post is original. Please indicate from eeworld 5525 when reprinting....; 5525 Automotive Electronics

[Help] Can CDCE949 generate differential pair signals?: Can TI's CDCE949 frequency synthesizer generate a differential pair of signals?...; gaolou1991 Analog electronics

Tsinghua University Symbian Software Development Class Enrollment: Tsinghua University Symbian Software Development Class Enrollment Do you think the competition in Windows program development is too fierce? Do you want to find a programmer position with good pay and...; shamuwhale Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components