EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL601-26SC

Description
Audio Clock Generator
File Size109KB,4 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet Compare View All

PLL601-26SC Overview

Audio Clock Generator

Preliminary
PLL601-26
Audio Clock Generator
FEATURES
Supports the following output frequencies
o
12.288MHz audio clock output
o
24.576MHz audio clock output
o
27MHz reference output
Accepts Crystal or reference clock inputs
o
Fundamental crystal: 27MHz
o
Reference input: 27MHz
On-the-fly switching of the two audio frequencies
(12.288MHz, and 24.576MHz).
Accepts <1.0V reference signal input voltage
Single 2.5V or 3.3V ± 10% power supply
Available in 8-Pin SOIC GREEN/RoHS compliant
Package.
PACKAGE PIN CONFIGURATION
XIN/FIN
VDD
GND
27MHz
1
2
3
4
8
7
6
5
XOUT
FSEL^
DNC
ACLK
Note:
^: Internal pull-up resistor. The internal pull-up resistor
results in a default high value when no pull-down resistor is
connected to this pin.
PLL601-26
DESCRIPTION
The PLL601-26 is a low cost integrated XO IC
designed to work with a fundamental 27MHz crystal
or a clock input. In addition to a 27MHz clock
reference output, it provides two selectable audio
frequencies (12.288MHz, and 24.576MHz), making
the chip ideal for handheld, STB and MPEG Video
applications. Additional system frequencies can also
be supported by cascading the PLL601-26 with
PhaseLink’s QTC programmable clock family.
AUDIO CLOCK SELECTION
FSEL
0
1(Default)
ACLK (MHz)
12.288
24.576
BLOCK DIAGRAM
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/28/05 Page 1

PLL601-26SC Related Products

PLL601-26SC P601-26SC PLL601-26 PLL601-26SC-R PLL601-26SCL-R PLL601-26SCL P601-26SCL
Description Audio Clock Generator Audio Clock Generator Audio Clock Generator Audio Clock Generator Audio Clock Generator Audio Clock Generator Audio Clock Generator
Ultrasonic distance measurement circuit diagram
Does anyone have the SU 100 ultrasonic sensor distance measurement circuit diagram?...
wj21lt 51mcu
4-layer PCB, 4-side half-hole, panelization, is there any manufacturer who has introduced such specifications?
[size=5] I just finished testing a 4-layer core board. I used to use pin headers to connect to the baseboard, but found it troublesome to install. Now I have changed to half-holes. The original board ...
fsyicheng PCB Design
Happy Mid-Autumn Festival to everyone (Who took a picture of the moon?)
Thank you for your continued support to EEWORLD. We hope that through our joint efforts, we can build EEWORLD into a more livable place brick by brick. :)...
soso Talking
Wireless Wi-Fi product coverage is not good, Wi-Fi 6 iFEM can solve it
[i=s]This post was last edited by alan000345 on 2020-2-19 10:19[/i]As an engineer, have you ever encountered customers complaining that the wireless Wi-Fi product coverage is not strong enough, and th...
alan000345 RF/Wirelessly
Basic knowledge before learning FPGA
Before learning a technology, you should often start with its programming language. For example, when learning microcontrollers, you often start with assembly or C language. Therefore, many developers...
zxopenljx FPGA/CPLD
Integrated camera problem
Hello, experts. I have just started to work on the development of security products. Does anyone know how the signals of zoom and zoom in the all-in-one machine work? I hope you can talk about the pri...
fhy.01 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1873  1430  1033  2622  869  38  29  21  53  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号