571MEB000442DGR datasheet, PDF

Datasheet> All Categories > Passive components> 571MEB000442DGR

571MEB000442DGR: DescriptionProgrammable Oscillators VCXO; Diff/SE; I2C Prog; 10-1417 MHz; CategoryPassive components; File Size550KB，37 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

571MEB000442DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	571MEB000442DGR	-	-	View	Buy Now

571MEB000442DGR Overview

Programmable Oscillators VCXO; Diff/SE; I2C Prog; 10-1417 MHz

571MEB000442DGR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Programmable Oscillators
Frequency	10 MHz to 1417.5 MHz
Frequency Stability	20 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVPECL
Termination Style	SMD/SMT
Package / Case	5 mm x 7 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Box
Current Rating	120 mA
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

10 MH

Z TO

1.4 G H

C P

ROGRAMMABLE

XO/VCXO

Features

Any programmable output



frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz



C serial interface



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant



1.8, 2.5, or 3.3 V supply

Si5602

Applications



Ordering Information:



SONET/SDH

xDSL

10 GbE LAN/WAN

ATE

High performance

instrumentation



Low-jitter clock generation



Optical modules



Clock and data recovery

See page 32.

Pin Assignments:

See page 31.

(Top View)

SDA

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-

programmable to any output frequency from 10 to 945 MHz and select frequencies

to 1400 MHz with <1 ppb resolution. The device is programmed via an I

C serial

interface. Unlike traditional XO/VCXOs where a different crystal is required for

each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL

clock synthesis IC to provide any-frequency operation. This IC-based approach

allows the crystal resonator to provide exceptional frequency stability and

reliability. In addition, DSPLL clock synthesis provides superior supply noise

rejection, simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems.

CLK–

GND

SCL

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

10-1400 MHz



DSPLL Clock

Synthesis

SDA

SCL

CLK–

Si571 only

ADC

GND

SCL

CLK+

GND

Si571

Si570/Si571

Rev. 1.5 4/14

Si570/Si571

ABLE O F

ONTENTS

Section

Page

1. Detailed Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.1. Programming a New Output Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.2. Si570 Programming Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

3.3. Si570 Troubleshooting FAQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

3.4. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

4. Serial Port Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

5. Si570 (XO) Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

6. Si571 (VCXO) Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

7. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

8. Si57x Mark Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33

9. Outline Diagram and Suggested Pad Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

10. 8-Pin PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37

Rev. 1.5

Recommended Resources

Multistage DC coupled amplifier circuit a

Eight-way answering machine circuit

Pulse width modulator circuit (1)

LM3578A is used as a +5V, -15V DC, DC converter circuit diagram

Analysis of Dual Relay 100~200W Fully Automatic Voltage Stabilizer

Internal circuit and application of LC2200

FPGA PLL: The FPGA has 4 PLLs, each PLL has 4 inputs, What are the differences between these PLLs? Why so many? They are connected to the global clock, so the functions of these PLLs should be the same, right? ...; tianma123 FPGA/CPLD

I would like to ask the class owner a question about the IO port! Thank you!: Moderator, I have a question.I use PA0~PA7 of GPIOA of STM32F103V8 to connect SRAM data (D0~D7)and make the following settings: GPIOA->CRL = 0x55555555 //01: general open-drain output mode, 01: output...; springmorn stm32/stm8

[GD32E231 DIY Contest]——08. Solution to using JLINK to debug and download GD32E231: [i=s] This post was last edited by xld0932 on 2019-4-26 21:23 [/i] [size=3] The GD32E231 series chips are MCUs based on the ARM Cortex-M23 core designed based on the ARMv8-M baseline architecture. In ...; xld0932 GD32 MCU

2440 What are the most basic header files usually needed or what files do ads projects usually need to include?: For beginners, what are the most basic files that are usually needed to build an ads 2440 project? (After adding these files, all common functions can be realized: including interrupts, uart, ad conve...; ggyggu Embedded System

Learn about the development of FPGA in one article - reducing power consumption and price by 10,000 times: [url=http://xilinx.eetrend.com/news/10909]Original address[/url] [align=left][color=rgb(46, 46, 46)][font=微软雅黑, "][color=#FF8000]Author: Steve Trimberger, Xilinx, Fellow of the Institute of Electrical...; 白丁 FPGA/CPLD

Analog circuit question: PS: Why can't a low impedance load be driven in a high current output circuit?Isn't it possible to drive it with a very large current?(Excerpt from "Transistor Circuit Design")...; 常见泽1 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components