EEWORLDEEWORLDEEWORLD

Part Number

Search

530BA710M000DGR

Description
LVDS Output Clock Oscillator, 710MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530BA710M000DGR Overview

LVDS Output Clock Oscillator, 710MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BA710M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency710 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
2009 The saddest year
iSuppli, a market research organization, released a preliminary statistical report on the top 20 semiconductor manufacturers in the world in 2009. Although the entire industry is gloomy, only one of t...
西点 FPGA/CPLD
Questions about the 2x in-phase proportional operational amplifier composed of OPA380
As shown in the figure, there are two questions: 1. Why is the amplitude-frequency gain in the Bode plot not 6dB, but slightly greater than 6dB (6.02dB, as shown in the blue box in the figure)? Is it ...
xiaxingxing Analog electronics
Increase performance in imaging applications by integrating DSP functions in FPGAs
This article describes the development of an embedded system for a small, high-performance, ultra-low-cost camera. Initially, a digital signal processor, several ASSPs, and external memory were used. ...
lorant FPGA/CPLD
Upload an ST-LINK firmware update software
I found it online. My ST-LINK was very old. The new version of MDK said that my firmware was old. I found this on the Internet. It is now old. I can use ST-LINK under MDK4.6. I dare not keep it to mys...
ddllxxrr stm32/stm8
Helper2416-18——Ninth Bare Metal Part——MMU & Exception Handling Practice + Practice Source Code
[i=s]This post was last edited by yuanlai2010 on 2014-7-23 20:52[/i] [align=center][b][font=楷体, 楷体_GB2312][size=5][color=#0000ff]Nine Parts of Bare Metal - MMU & Exception Handling Practice[/color][/s...
yuanlai2010 Embedded System
TI MSP430 Romantic Love Season 2nd and 3rd batches of audits failed the netizens list
Activity details: [url=https://www.eeworld.com.cn//huodong/20140214lover/]https://www.eeworld.com.cn//huodong/20140214lover/[/url] [font=微软雅黑][size=15px] Some netizens in this activity were unable to ...
maylove Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1392  348  817  1359  1557  29  7  17  28  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号