EEWORLDEEWORLDEEWORLD

Part Number

Search

ATF22V10C-10JC

Description
FLASH PLD, 15 ns, PDSO24
CategoryProgrammable logic devices    Programmable logic   
File Size253KB,18 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric Compare View All

ATF22V10C-10JC Online Shopping

Suppliers Part Number Price MOQ In stock  
ATF22V10C-10JC - - View Buy Now

ATF22V10C-10JC Overview

FLASH PLD, 15 ns, PDSO24

ATF22V10C-10JC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeLCC
package instructionQCCJ, LDCC28,.5SQ
Contacts28
Reach Compliance Codecompli
ECCN codeEAR99
Factory Lead Time1 week
Other featuresSHARED INPUT/CLOCK
ArchitecturePAL-TYPE
maximum clock frequency90 MHz
JESD-30 codeS-PQCC-J28
JESD-609 codee0
length11.5062 mm
Humidity sensitivity level2
Dedicated input times10
Number of I/O lines10
Number of entries22
Output times10
Number of product terms132
Number of terminals28
Maximum operating temperature70 °C
Minimum operating temperature
organize10 DEDICATED INPUTS, 10 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC28,.5SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)225
power supply5 V
Programmable logic typeFLASH PLD
propagation delay10 ns
Certification statusNot Qualified
Maximum seat height4.572 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width11.5062 mm
Base Number Matches1
Features
Industry-standard Architecture
– Low-cost, Easy-to-use Software Tools
High-speed, Electrically Erasable Programmable Logic Devices
– 5 ns Maximum Pin-to-pin Delay
CMOS- and TTL-compatible Inputs and Outputs
– Latch Feature Holds Inputs to Previous Logic States
Pin-controlled Standby Power (10 µA Typical)
Advanced Flash Technology
– Reprogrammable
– 100% Tested
High-reliability CMOS Process
– 20-year Data Retention
– 100 Erase/Write Cycles
– 2,000V ESD Protection
– 200 mA Latch-up Immunity
Dual Inline and Surface Mount Packages in Standard Pinouts
PCI-compliant
True Input Transition Detection “Z” and “QZ” Version
High-
performance
EE PLD
ATF22V10C
ATF22V10CQ
See separate datasheet
for ATF22V10CZ and
ATF22V10CQZ options.
24
23
22
21
20
19
18
17
16
15
14
13
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
IN
Pin Configurations
All Pinouts Top View
Pin Name
CLK
IN
I/O
GND
VCC
PD
Function
Clock
Logic Inputs
Bi-directional Buffers
Ground
+5V Supply
Power-down
PLCC
IN
IN
CLK/IN
VCC*
VCC
I/O
I/O
TSSOP
CLK/IN
IN
IN
IN/PD
IN
IN
IN
IN
IN
IN
IN
GND
1
2
3
4
5
6
7
8
9
10
11
12
DIP/SOIC
CLK/IN
IN
IN
IN/PD
IN
IN
IN
IN
IN
IN
IN
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
IN
4
3
2
1
28
27
26
Note:
For all PLCCs (except “-5”), pins 1, 8, 15 and 22 can be
left unconnected. However, if they are connected, supe-
rior performance will be achieved.
Rev. 0735P–PLD–01/02
IN
IN
GND
GND*
IN
I/O
I/O
12
13
14
15
16
17
18
IN/PD
IN
IN
GND*
IN
IN
IN
5
6
7
8
9
10
11
25
24
23
22
21
20
19
I/O
I/O
I/O
GND*
I/O
I/O
I/O
1

ATF22V10C-10JC Related Products

ATF22V10C-10JC ATF22V10C-15PI ATF22V10CQ ATF22V10CQ-15PC ATF22V10CQ-15SC ATF22V10CQ-15SI ATF22V10C-10PC ATF22V10C-10XC ATF22V10C-7SC ATF22V10C
Description FLASH PLD, 15 ns, PDSO24 FLASH PLD, 15 ns, PDSO24 FLASH PLD, 15 ns, PDSO24 FLASH PLD, 15 ns, PDSO24 FLASH PLD, 15 ns, PDSO24 FLASH PLD, 15 ns, PDSO24 FLASH PLD, 15 ns, PDSO24 FLASH PLD, 15 ns, PDSO24 FLASH PLD, 15 ns, PDSO24 FLASH PLD, 15 ns, PDSO24
Is it lead-free? Contains lead Contains lead - Contains lead Contains lead Contains lead Contains lead Contains lead - -
Is it Rohs certified? incompatible incompatible - incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code LCC DIP - DIP SOIC SOIC DIP TSSOP SOIC -
package instruction QCCJ, LDCC28,.5SQ DIP, DIP24,.3 - DIP, DIP24,.3 SOP, SOP24,.4 SOP, SOP24,.4 DIP, DIP24,.3 TSSOP, TSSOP24,.25 SOP, SOP24,.4 -
Contacts 28 24 - 24 24 24 24 24 24 -
Reach Compliance Code compli unknow - compli compli compli unknow compli compli compli
ECCN code EAR99 EAR99 - EAR99 EAR99 EAR99 EAR99 EAR99 - -
Architecture PAL-TYPE PAL-TYPE - PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE -
maximum clock frequency 90 MHz 55.5 MHz - 55.5 MHz 55.5 MHz 55.5 MHz 90 MHz 90 MHz 125 MHz -
JESD-30 code S-PQCC-J28 R-PDIP-T24 - R-PDIP-T24 R-PDSO-G24 R-PDSO-G24 R-PDIP-T24 R-PDSO-G24 R-PDSO-G24 -
JESD-609 code e0 e0 - e0 e0 e0 e0 e0 e0 -
length 11.5062 mm 31.877 mm - 31.877 mm 15.4 mm 15.4 mm 31.877 mm 7.8 mm 15.4 mm -
Humidity sensitivity level 2 1 - 1 2 2 1 2 2 -
Dedicated input times 10 10 - 10 10 10 10 10 10 -
Number of I/O lines 10 10 - 10 10 10 10 10 10 -
Number of entries 22 22 - 22 22 22 22 22 22 -
Output times 10 10 - 10 10 10 10 10 10 -
Number of product terms 132 132 - 132 132 132 132 132 132 -
Number of terminals 28 24 24 24 24 24 24 24 24 -
Maximum operating temperature 70 °C 85 °C 70 Cel 70 °C 70 °C 85 °C 70 °C 70 °C 70 °C -
organize 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O -
Output function MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code QCCJ DIP - DIP SOP SOP DIP TSSOP SOP -
Encapsulate equivalent code LDCC28,.5SQ DIP24,.3 - DIP24,.3 SOP24,.4 SOP24,.4 DIP24,.3 TSSOP24,.25 SOP24,.4 -
Package shape SQUARE RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR -
Package form CHIP CARRIER IN-LINE - IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE -
Peak Reflow Temperature (Celsius) 225 225 - 225 240 240 225 240 240 -
power supply 5 V 5 V - 5 V 5 V 5 V 5 V 5 V 5 V -
Programmable logic type FLASH PLD FLASH PLD flash programmable logic device FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD -
propagation delay 10 ns 15 ns - 15 ns 15 ns 15 ns 10 ns 10 ns 7.5 ns -
Certification status Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified -
Maximum seat height 4.572 mm 5.334 mm - 5.334 mm 2.65 mm 2.65 mm 5.334 mm 1.2 mm 2.65 mm -
Maximum supply voltage 5.25 V 5.5 V - 5.25 V 5.25 V 5.5 V 5.25 V 5.25 V 5.25 V -
Minimum supply voltage 4.75 V 4.5 V - 4.75 V 4.75 V 4.5 V 4.75 V 4.75 V 4.75 V -
Nominal supply voltage 5 V 5 V - 5 V 5 V 5 V 5 V 5 V 5 V -
surface mount YES NO Yes NO YES YES NO YES YES -
technology CMOS CMOS - CMOS CMOS CMOS CMOS CMOS CMOS -
Temperature level COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL -
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
Terminal form J BEND THROUGH-HOLE GULL WING THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE GULL WING GULL WING -
Terminal pitch 1.27 mm 2.54 mm - 2.54 mm 1.27 mm 1.27 mm 2.54 mm 0.65 mm 1.27 mm -
Terminal location QUAD DUAL pair DUAL DUAL DUAL DUAL DUAL DUAL -
Maximum time at peak reflow temperature 30 30 - 30 30 30 30 30 30 -
width 11.5062 mm 7.62 mm - 7.62 mm 7.5 mm 7.5 mm 7.62 mm 4.4 mm 7.5 mm -
Shenzhen Embedded Training Xinyingda embeds your technology to make it powerful
Focusing on the leading edge of embedded technology, Xinyingda Embedded Project Development Guidance Center has a group of unique engineers with rich development experience - Xinyingda is engaged in t...
jiessiesun Embedded System
Design of network video monitoring system based on DSP+H.264
With the popularization of the Internet, people can get more and more information from the Internet. In the past, people could only get text and some simple graphic information, and very little video ...
Aguilera DSP and ARM Processors
External MOS tube adjustment circuit of power control chip
[i=s]This post was last edited by qwqwqw2088 on 2021-11-17 08:29[/i]MOSFET gate drive adjustment circuit: R16, R17, R18, D17"In order to optimize the switching operation of the external MOSFET Q1, an ...
qwqwqw2088 Power technology
Asynchronous FIFO structure and FPGA design
Abstract: Firstly, the concept, application and structure of asynchronous FIFO are introduced. Then, the difficulties and solutions of implementing asynchronous FIFO are analyzed. Based on the traditi...
maker FPGA/CPLD
51 MCU Keil download problem
Why is it that after successfully compiling with Keil2 to generate a hex file (which is normal when downloaded to the MCU), if I modify the program later, the hex file generated after compilation and ...
昂情 51mcu
Vivado project source code reduction
Original by Quanyouxuexue. Please keep the signature when reprinting. Vivado project files include source code, IP , settings, and various compiled intermediate files, which can easily reach hundreds ...
ove学习使我快乐 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 244  828  1145  91  142  5  17  24  2  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号