AT25F512N-10SU-2.7 datasheet, PDF

Datasheet> All Categories > storage> storage> AT25F512N-10SU-2.7

AT25F512N-10SU-2.7: Description128K X 8 SPI BUS SERIAL EEPROM, PDSO8; Categorystorage storage; File Size248KB，18 Pages; ManufacturerAtmel (Microchip); Environmental Compliance

Download Datasheet Parametric Compare View All

AT25F512N-10SU-2.7 Overview

128K X 8 SPI BUS SERIAL EEPROM, PDSO8

AT25F512N-10SU-2.7 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Atmel (Microchip)
Parts packaging code	SOIC
package instruction	0.150 INCH, LEAD AND HALOGEN FREE, PLASTIC, MS-012AA, SOIC-8
Contacts	8
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum clock frequency (fCLK)	20 MHz
Durability	10000 Write/Erase Cycles
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	4.9 mm
memory density	524288 bit
Memory IC Type	FLASH
memory width	8
Humidity sensitivity level	1
Number of functions	1
Number of terminals	8
word count	65536 words
character code	64000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	64KX8
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	260
power supply	3/3.3 V
Programming voltage	2.7 V
Certification status	Not Qualified
Maximum seat height	1.75 mm
Serial bus type	SPI
Maximum standby current	0.00001 A
Maximum slew rate	0.03 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
type	NOR TYPE
width	3.9 mm
write protect	HARDWARE/SOFTWARE
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

Serial Peripheral Interface (SPI) Compatible

Supports SPI Modes 0 (0,0) and 3 (1,1)

20 MHz Clock Rate

Byte Mode and 256-byte Page Mode for Program Operations

Sector Architecture:

– Two Sectors with 32K Bytes Each (512K)

– Four Sectors with 32K Bytes Each (1M)

– 128 Pages per Sector

Product Identification Mode

Low-voltage Operation

– 2.7 (V

= 2.7V to 3.6V)

Sector Write Protection

Write Protect (WP) Pin and Write Disable Instructions for

both Hardware and Software Data Protection

Self-timed Program Cycle (60 µs/Byte Typical)

Self-timed Sector Erase Cycle (1 second/Sector Typical)

Single Cycle Reprogramming (Erase and Program) for Status Register

High Reliability

– Endurance: 10,000 Write Cycles Typical

Lead-free Devices Available

8-lead JEDEC SOIC and 8-lead SAP Packages

•

SPI Serial

Memory

512K (65,536 x 8)

1M (131,072 x 8)

Description

The AT25F512/1024 provides 524,288/1,048,576 bits of serial reprogrammable Flash

memory organized as 65,536/131,072 words of 8 bits each. The device is optimized

for use in many industrial and commercial applications where low-power and low-volt-

age operation are essential. The AT25F512/1024 is available in a space-saving 8-lead

JEDEC SOIC and 8-lead SAP packages.

The AT25F512/1024 is enabled through the Chip Select pin (CS) and accessed via a

3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and

Serial Clock (SCK). All write cycles are completely self-timed.

BLOCK WRITE protection for top 1/4, top 1/2 or the entire memory array (1M) or

entire memory array (512K) is enabled by programming the status register. Separate

write enable and write disable instructions are provided for additional data protection.

Hardware data protection is provided via the WP pin to protect against inadvertent

write attempts to the status register. The HOLD pin may be used to suspend any serial

communication without resetting the serial sequence.

AT25F512

AT25F1024

Pin Configurations

Pin Name

SCK

GND

VCC

HOLD

Function

Chip Select

Serial Data Clock

Serial Data Input

Serial Data Output

Ground

Power Supply

Write Protect

Suspends Serial Input

VCC

HOLD

SCK

GND

8-lead SOIC

VCC

HOLD

SCK

8-lead SAP

GND

Bottom View

Rev. 1440P–SEEPR–6/04

AT25F512/1024

Serial Interface

Description

MASTER:

The device that generates the serial clock.

SLAVE:

Because the Serial Clock pin (SCK) is always an input, the AT25F512/1024

always operates as a slave.

TRANSMITTER/RECEIVER:

The AT25F512/1024 has separate pins designated for

data transmission (SO) and reception (SI).

MSB:

The Most Significant Bit (MSB) is the first bit transmitted and received.

SERIAL OP-CODE:

After the device is selected with CS going low, the first byte will be

received. This byte contains the op-code that defines the operations to be performed.

INVALID OP-CODE:

If an invalid op-code is received, no data will be shifted into the

AT25F512/1024, and the serial output pin (SO) will remain in a high impedance state

until the falling edge of CS is detected again. This will reinitialize the serial

communication.

CHIP SELECT:

The AT25F512/1024 is selected when the CS pin is low. When the

device is not selected, data will not be accepted via the SI pin, and the serial output pin

(SO) will remain in a high impedance state.

HOLD:

The HOLD pin is used in conjunction with the CS pin to select the

AT25F512/1024. When the device is selected and a serial sequence is underway,

HOLD can be used to pause the serial communication with the master device without

resetting the serial sequence. To pause, the HOLD pin must be brought low while the

SCK pin is low. To resume serial communication, the HOLD pin is brought high while the

SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored

while the SO pin is in the high impedance state.

WRITE PROTECT:

The 25F512/1024 has a write lockout feature that can be activated

by asserting the write protect pin (WP). When the lockout feature is activated, locked-out

sectors will be READ only. The write protect pin will allow normal read/write operations

when held high. When the WP is brought low and WPEN bit is “1”, all write operations to

the status register are inhibited. WP going low while CS is still low will interrupt a write to

the status register. If the internal status register write cycle has already been initiated,

WP going low will have no effect on any write operation to the status register. The WP

pin function is blocked when the WPEN bit in the status register is “0”. This will allow the

user to install the AT25F512/1024 in a system with the WP pin tied to ground and still be

able to write to the status register. All WP pin functions are enabled when the WPEN bit

is set to “1”.

1440P–SEEPR–6/04

AT25F512N-10SU-2.7 Related Products

	AT25F512N-10SU-2.7	AT25F1024	AT25F512_04	AT25F512	AT25F512N-10SI-2.7	AT25F512Y4-10YU-2.7	AT25F1024Y4-10YU-2.7	AT25F1024N-10SU-2.7	AT25F1024N-10SI-2.7
Description	128K X 8 SPI BUS SERIAL EEPROM, PDSO8	128K X 8 SPI BUS SERIAL EEPROM, PDSO8	128K X 8 SPI BUS SERIAL EEPROM, PDSO8	128K X 8 SPI BUS SERIAL EEPROM, PDSO8	128K X 8 SPI BUS SERIAL EEPROM, PDSO8	128K X 8 SPI BUS SERIAL EEPROM, PDSO8	128K X 8 SPI BUS SERIAL EEPROM, PDSO8	128K X 8 SPI BUS SERIAL EEPROM, PDSO8	128K X 8 SPI BUS SERIAL EEPROM, PDSO8
memory width	8	8	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1	1	1
Number of terminals	8	8	8	8	8	8	8	8	8
Maximum operating temperature	85 °C	85 Cel	85 Cel	85 Cel	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 Cel	-40 Cel	-40 Cel	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
organize	64KX8	128K × 8	128K × 8	128K × 8	64KX8	64KX8	128KX8	128KX8	128KX8
surface mount	YES	Yes	Yes	Yes	YES	YES	YES	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	NO LEAD	NO LEAD	GULL WING	GULL WING
Terminal location	DUAL	pair	pair	pair	DUAL	DUAL	DUAL	DUAL	DUAL
Is it lead-free?	Lead free	-	-	-	Contains lead	Lead free	-	Lead free	Contains lead
Is it Rohs certified?	conform to	-	-	-	incompatible	conform to	conform to	conform to	incompatible
Parts packaging code	SOIC	-	-	-	SOIC	SOIC	SOIC	SOIC	SOIC
package instruction	0.150 INCH, LEAD AND HALOGEN FREE, PLASTIC, MS-012AA, SOIC-8	-	-	-	0.150 INCH, PLASTIC, MS-012AA, SOIC-8	HVSON, SOLCC8,.25	HVSON, SOLCC8,.25	0.150 INCH, LEAD AND HALOGEN FREE, PLASTIC, MS-012AA, SOIC-8	SOP, SOP8,.25
Contacts	8	-	-	-	8	8	8	8	8
Reach Compliance Code	unknown	-	-	-	unknow	compliant	compliant	unknow	unknow
ECCN code	EAR99	-	-	-	EAR99	EAR99	EAR99	EAR99	EAR99
Maximum clock frequency (fCLK)	20 MHz	-	-	-	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz
Durability	10000 Write/Erase Cycles	-	-	-	10000 Write/Erase Cycles	10000 Write/Erase Cycles	10000 Write/Erase Cycles	10000 Write/Erase Cycles	10000 Write/Erase Cycles
JESD-30 code	R-PDSO-G8	-	-	-	R-PDSO-G8	R-XDSO-N8	R-XDSO-N8	R-PDSO-G8	R-PDSO-G8
JESD-609 code	e3	-	-	-	e0	e4	e4	e3	e0
length	4.9 mm	-	-	-	4.9 mm	6 mm	6 mm	4.9 mm	4.9 mm
memory density	524288 bit	-	-	-	524288 bi	524288 bit	1048576 bit	1048576 bi	1048576 bi
Memory IC Type	FLASH	-	-	-	FLASH	FLASH	FLASH	FLASH	FLASH
Humidity sensitivity level	1	-	-	-	1	3	3	1	1
word count	65536 words	-	-	-	65536 words	65536 words	131072 words	131072 words	131072 words
character code	64000	-	-	-	64000	64000	128000	128000	128000
Operating mode	SYNCHRONOUS	-	-	-	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Package body material	PLASTIC/EPOXY	-	-	-	PLASTIC/EPOXY	UNSPECIFIED	UNSPECIFIED	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	-	-	-	SOP	HVSON	HVSON	SOP	SOP
Encapsulate equivalent code	SOP8,.25	-	-	-	SOP8,.25	SOLCC8,.25	SOLCC8,.25	SOP8,.25	SOP8,.25
Package shape	RECTANGULAR	-	-	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	-	-	-	SMALL OUTLINE	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE	SMALL OUTLINE
Parallel/Serial	SERIAL	-	-	-	SERIAL	SERIAL	SERIAL	SERIAL	SERIAL
Peak Reflow Temperature (Celsius)	260	-	-	-	240	260	260	260	240
power supply	3/3.3 V	-	-	-	3/3.3 V	3/3.3 V	3/3.3 V	3/3.3 V	3/3.3 V
Programming voltage	2.7 V	-	-	-	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Certification status	Not Qualified	-	-	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.75 mm	-	-	-	1.75 mm	0.9 mm	0.9 mm	1.75 mm	1.75 mm
Serial bus type	SPI	-	-	-	SPI	SPI	SPI	SPI	SPI
Maximum standby current	0.00001 A	-	-	-	0.00001 A	0.00001 A	0.00001 A	0.00001 A	0.00001 A
Maximum slew rate	0.03 mA	-	-	-	0.03 mA	0.03 mA	0.03 mA	0.03 mA	0.03 mA
Maximum supply voltage (Vsup)	3.6 V	-	-	-	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	2.7 V	-	-	-	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Nominal supply voltage (Vsup)	3 V	-	-	-	3 V	3 V	3 V	3 V	3 V
technology	CMOS	-	-	-	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal surface	Matte Tin (Sn)	-	-	-	Tin/Lead (Sn/Pb)	Gold (Au) - with Nickel (Ni) barrier	Gold (Au) - with Nickel (Ni) barrier	Matte Tin (Sn)	Tin/Lead (Sn/Pb)
Terminal pitch	1.27 mm	-	-	-	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Maximum time at peak reflow temperature	40	-	-	-	30	40	40	40	30
type	NOR TYPE	-	-	-	NOR TYPE	NOR TYPE	NOR TYPE	NOR TYPE	NOR TYPE
width	3.9 mm	-	-	-	3.9 mm	4.9 mm	4.9 mm	3.9 mm	3.9 mm
write protect	HARDWARE/SOFTWARE	-	-	-	HARDWARE/SOFTWARE	HARDWARE/SOFTWARE	HARDWARE/SOFTWARE	HARDWARE/SOFTWARE	HARDWARE/SOFTWARE
Base Number Matches	1	-	-	-	-	1	1	1	1

Recommended Resources

Based on IH-3605 humidity integrated sensor hygrometer circuit

KD9562 eight-tone analog sound music circuit

Song and dance hall automatic fill light circuit

Current expansion circuit diagram of DN-25

Automatic switching circuit diagram of battery and regulated power supply

Phase error judgment circuit

ADS1258, CLKIO has no output: ADS1258, CLKSEL is set low, START PWDN is set high, and everything else is handled according to the manual. Now only one of the 6 boards has output, and only channels 2, 4, 6, and 8 have output (8-way...; actall Analogue and Mixed Signal

Basic knowledge of embedded Linux development: In embedded development, some basic skills are required. In fact, these skills are relatively low-level. First of all, you need to master a language, C. With C as a foundation, you are basically halfw...; cdhqyj Linux and Android

Microchip Award Live: How to Get the Most Out of Zero-Drift Op Amps: [size=4]Event Details >> [url=https://www.eeworld.com.cn/huodong/Microchip-Webinar-20180514/][color=#0000ff][b]Microchip Award-winning Live Broadcast: How to Make the Most of Zero-Drift Operational Am...; EEWORLD社区 Analog electronics

The AD conversion result controls the duty cycle of the PWM wave. Why is the PWM wave always vcc?: As the AD conversion result changes, the value of register CCR1 changes....; 闪闪___ MCU

[Show] E-coins can be exchanged for a book "OpenGL SuperBible": This afternoon, I received a parcel from Amazon, which was a book. The market price of this book was 471, but I bought it through EE and it was 10 yuan cheaper. I spent 461 E gold coins. This book wit...; lcofjp Talking

8051 is equipped with ZigBee's wheels, and the single-chip microcomputer enters the wireless market: 1. The general trend of wireless microcontrollers and wireless networksAfter the chip giant TI acquired CHIPCON, a pioneer in wireless microcontrollers , it launched a new generation of ZigBee wireles...; rain 51mcu

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components