EEWORLDEEWORLDEEWORLD

Part Number

Search

9FGV1001B001NBGI8

Description
Clock Generators & Support Products 4 O/P 1INT PHI CLOCK
Categorysemiconductor    Analog mixed-signal IC   
File Size189KB,13 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

9FGV1001B001NBGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
9FGV1001B001NBGI8 - - View Buy Now

9FGV1001B001NBGI8 Overview

Clock Generators & Support Products 4 O/P 1INT PHI CLOCK

9FGV1001B001NBGI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryClock Generators & Support Products
TypeProgrammable Clock Generators
Maximum Input Frequency240 MHz
Max Output Freq325 MHz
Number of Outputs4 Output
Duty Cycle - Max60 %
Operating Supply Voltage1.8 V to 3.3 V
Operating Supply Current23 mA
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseVFQFPN-24
PackagingReel
Output TypeLP-HCSL, LVDS
ProductProgrammable Clocks
Factory Pack Quantity3000
Supply Voltage - Max3.465 V
Supply Voltage - Min1.71 V
Low Phase-Noise, Low-Power
Programmable PhiClock™ Generator
9FGV1001
Datasheet
Description
The 9FGV1001 is a member of IDT's PhiClock™ programmable
clock generator family. The 9FGV1001 provides four non-spread
spectrum copies of a single output frequency and two copies of
the crystal reference input. Two select pins allow for hardware
selection of the desired configuration, or two I
2
C bits allow easy
software selection of the desired configuration. The user may
configure any one of the four OTP configurations as the default
when operating in I
2
C mode. Four unique I
2
C addresses are
available, allowing easy I
2
C access to multiple components.
Features
1.8V–3.3V core V
DD
and V
DDREF
Individual 1.8V–3.3V V
DDO
for each programmable output pair
Supports HCSL, LVDS and LVCMOS I/O standards
Supports LVPECL and CML logic with easy AC coupling – see
application note
AN-891
for alternate terminations
HCSL utilizes IDT's LP-HCSL technology for improved
performance, lower power and higher integration:
• Programmable output impedance of 85 or 100Ω
On-board OTP supports up to 4 complete configurations
Configuration selected via strapping pins or I
2
C
< 125mW at 1.8V, < 230mW at 3.3V with outputs running at
100MHz
4 programmable I
2
C addresses: D0/D1, D2/D3, D4/D5, D6/D7
read/write
Supported by IDT
Timing Commander™
software
4 × 4 mm 24-VFQFPN; minimal board space
Typical Applications
HPC
Storage
10G/25G Ethernet
Fiber Optic Modules
SSDs
Output Features
4 programmable output pairs plus 2 LVCMOS REF outputs
1 integer output frequency per configuration
10MHz–325MHz output frequency (LVDS or LP-HCSL output
configuration)
10MHz–200MHz output frequency (LVCMOS output
configuration)
Key Specifications
259fs rms typical phase jitter outputs at 156.25MHz (12kHz–
20MHz)
PCIe Gen1–4 compliant
PCIe Clocking Architectures
Supported
Common Clocked (CC)
Independent Reference without spread spectrum (SRnS)
Block Diagram
VDDDp
XIN/CLKIN
XO
OTP_VPP
VDDAp
REF1
REF0
VDDREFp
OUT3#
OUT3
VDDO3
OUT2#
OUT2
VDDO2
OUT1#
OUT1
VDDO1
OUT0#
OUT0
VDDO0
OSC
INT
PLL
INT
DIV
vSEL_I2C#
^SEL0/SCL
^SEL1/SDA
^OEB
^OEA
SMBus
Engine
Factory
Configuration
Control Logic
Internal terminations are available when LP -HCSL output format is selected .
EPAD/GND
©2018 Integrated Device Technology, Inc.
1
March 28, 2018

9FGV1001B001NBGI8 Related Products

9FGV1001B001NBGI8 9FGV1001B000NBGI8 9FGV1001B000NBGI 9FGV1001A000NBGI 9FGV1001B004NBGI 9FGV1001B002NBGI8
Description Clock Generators & Support Products 4 O/P 1INT PHI CLOCK Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products PCIe Ethernet Clock Clock Generators & Support Products 4 O/P 1INT PHI CLOCK Clock Generators & Support Products 4 O/P 1INT PHI CLOCK
Product Attribute Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value
Manufacturer IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Product Category Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products
Type Programmable Clock Generators Programmable Clock Generators Programmable Clock Generators Programmable Clock Generators Programmable Clock Generators Programmable Clock Generators
Maximum Input Frequency 240 MHz 240 MHz 240 MHz 240 MHz 240 MHz 240 MHz
Max Output Freq 325 MHz 325 MHz 325 MHz 325 MHz 325 MHz 325 MHz
Number of Outputs 4 Output 4 Output 4 Output 4 Output 4 Output 4 Output
Duty Cycle - Max 60 % 60 % 60 % 60 % 60 % 60 %
Operating Supply Voltage 1.8 V to 3.3 V 1.8 V to 3.3 V 1.8 V to 3.3 V 1.8 V to 3.3 V 1.8 V to 3.3 V 1.8 V to 3.3 V
Operating Supply Current 23 mA 23 mA 23 mA 23 mA 23 mA 23 mA
Minimum Operating Temperature - 40 C - 40 C - 40 C - 40 C - 40 C - 40 C
Maximum Operating Temperature + 85 C + 85 C + 85 C + 85 C + 85 C + 85 C
Mounting Style SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT
Package / Case VFQFPN-24 VFQFPN-24 VFQFPN-24 VFQFPN-24 VFQFPN-24 VFQFPN-24
Output Type LP-HCSL, LVDS LP-HCSL, LVDS LP-HCSL, LVDS LP-HCSL, LVDS LP-HCSL, LVDS LP-HCSL, LVDS
Product Programmable Clocks Programmable Clocks Programmable Clocks Programmable Clocks Programmable Clocks Programmable Clocks
Supply Voltage - Max 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V 3.465 V
Supply Voltage - Min 1.71 V 1.71 V 1.71 V 1.71 V 1.71 V 1.71 V
Packaging Reel - - Tray Tray Reel
Factory Pack Quantity 3000 - - 490 490 3000
Problems installing Windows cetk
I installed CETK without installing PLATFORM BUILDER, but the following error message appears: Unable to open this installation package, please confirm that the package exists and you have the right t...
大唐梦 Embedded System
Create a flexible EDGE data receiver(Part 2)
EDGE data receiverA typical EDGE handset receiver consists of an RF front end, a mixed-signal portion, and a baseband receiver. The RF portion impacts the baseband receiver''s performance and design b...
JasonYoo RF/Wirelessly
Can anyone analyze this circuit?
eeworldpostqq...
量子阱 Analog electronics
The FFT function and application of digital oscilloscope
Most oscilloscopes have an FFT function, also called Fast Fourier Transform, but many people do not understand what this function is used for. After searching on Baidu, they will encounter various adv...
Micsig麦科信 Integrated technical exchanges
Online Voice Seminar - Human Body Sensor Networks and Wearable Devices
Online Seminar Introduction Seminar Topic: Human Sensor Network and Wearable Devices Date: July 29, 2014, 10:00-11:00 AM Venue: Online Seminar Introduction: The wearable smart device market continued ...
waedom Medical Electronics
How to understand the following assembly 2407
LAR AR0,#8 LAR AR0,*0+,AR2 Mainly how to understand this *0+...
安_然 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2046  438  1787  2148  2868  42  9  36  44  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号