Digital Multi-Phase Buck Controller
IR3541
CHL8325A/B
FEATURES
5-phase dual output PWM Controller
Phases are flexibly assigned between Loops 1 & 2
Intel® VR12, AMD® 400kHz & 3.4MHz SVI and
Memory modes
Dual OCP support for I-spike enhanced AMD CPUs
SMB_Alert Pin for Servers
PMBus Address pin or Variable Gate Drive
(IR3541/CHL8325A)
2 Temperature Sense for VR12 Desktop
(CHL8325B)
nd
DESCRIPTION
The IR3541 and CHL8325A/B are dual-loop digital
multi-phase buck controllers that drive up to 5 phases.
The IR3541 and CHL8325A/B are fully Intel® VR12 and AMD®
SVI compliant on both loops and provides a Vtt tracking
function for DDR memory.
NVM storage saves pins and enables a small package size.
The IR3541 and CHL8325A/B include the IR Efficiency
Shaping Technology to deliver exceptional efficiency at
minimum cost across the entire load range. IR Variable Gate
Drive optimizes the MOSFET gate drive voltage as a function
of real-time load current. IR Dynamic Phase Control
adds/drops active phases based upon load current.
The IR3541 and CHL8325A/B can be configured to enter
1-phase operation and active diode emulation mode
automatically or by command.
IR’s unique Adaptive Transient Algorithm (ATA), based on
proprietary non-linear digital PWM algorithms, minimizes
output bulk capacitors.
The I2C/PMBus interface can communicate with up to 16
IR3541 and CHL8325A/B based VR loops. Device
configuration and fault parameters are easily defined using
the IR Intuitive Power Designer (DPDC) GUI and stored in
on-chip NVM.
The IR3541 and CHL8325A/B also include numerous
features like register diagnostics for fast design cycles and
platform differentiation, truly simplifying VRD design and
enabling fastest time-to-market with its “set-and-forget”
methodology.
Overclocking & Gaming Mode with Vmax setting
Switching frequency from 200kHz to 1.2MHz per
phase
IR Efficiency Shaping Features including Variable
Gate Drive (IR3541/CHL8325A only) and Dynamic
Phase Control
Programmable 1-phase or 2-phase for Light Loads
and Active Diode Emulation for Very Light Loads
IR Adaptive Transient Algorithm (ATA) on both
loops minimizes output bulk capacitors and
system cost
Auto-Phase Detection with auto-compensation
Per-Loop Fault Protection: OVP, UVP, OCP,
OTP, CFP
I2C/SMBus/PMBus system interface for telemetry
of Temperature, Voltage, Current & Power for
both loops
Non-Volatile Memory (NVM) for custom
configuration
Compatible with IR ATL and 3.3V Tri-state Drivers
+3.3V supply voltage; -20ºC to 85ºC ambient
operation
Pb-Free, RoHS, 6x6 40-pin QFN, MSL2 package
PIN DIAGRAM
APPLICATIONS
Intel ® VR12 & AMD® SVI based systems
DDR Memory with Vtt tracking
Overclocked & Gaming platforms
Figure 1: IR3541 Package Top View
1
June 21, 2013 | FINAL | V1.09
Digital Multi-Phase Buck Controller
IR3541
CHL8325A/B
Programming
Default
1
ORDERING INFORMATION
IR3541M
Package
QFN
P/PBF
– Lead Free
TR
– Tape & Reel /
TY
- Tray
yy
– Configuration File ID
xx
– Customer ID
Package Type (QFN)
QFN
Packing
Qty
TR=3000
TY=4900
TR=3000
Part Number
IR3541MTRPBF
IR3541MTYPBF
IR3541MxxyyTRP
Customer
Configuration
Notes:
1.
Customer Specific Configuration File, where
xx = Customer ID and yy = Configuration File
(Codes assigned by IR Marketing).
Package
QFN
CHL8325
―
QFN
QFN
T
– Tape & Reel /
TY
- Tray
R
– Package Type (QFN)
C
– Operating Temperature,
Commercial
xx
– Configuration File
Part
–
A:
CHL8325A
B:
CHL8328B
QFN
Packing Qty
T=3000
TY=4900
T=3000
T=3000
TY=4900
T=3000
Part Number
CHL8325A-00CRT
CHL8325A-00CRTY
1
CHL8325A-xxCRT
CHL8325B-00CRT
CHL8325B-00CRTY
CHL8325B-xxCRT
1
Notes:
1.
“xx” indicates a customer specific configuration
file.
ISEN1
ISEN2
ISEN3
ISEN4
40
RCSP
RCSM
VCC
VSEN
VRTN
RRES
TSEN
V18A
VR_READY_L1 /
PWRGD
2
VR_READY_L2
1
2
/ PWROK
1
39
38
37
36
35
34
33
32
31
30
29
28
27
RCSP_L2
RCSM_L2
VCC
VSEN_L2
VRTN_L2
PWM5
PWM4
PWM3
PWM2
PWM1
1
2
3
4
5
6
7
8
9
10
CHL8325A/B
40 Pin 6x6 QFN
Top View
ISEN5
IRTN1
IRTN2
IRTN3
IRTN4
IRTN5
26
25
24
23
22
Notes
1
Pin definition in Intel & MPoL modes
2
Pin definition in AMD mode
41
GND
21
16
ENABLE
11
VINSEN
12
SV_ALERT
1
/ VFIXEN
2
13
SV_CLK
1
/ SVC
2
14
SV_DIO
1
/ SVD
2
15
VR_HOT#
1
/
VRHOT_ICRIT#
2
17
SMB_ALERT#
18
SMB_DIO
19
SMB_CLK
20
VAR_GATE_PM_ADDR (CHL8325A)
TSEN2 (CHL8325B)
Figure 2: IR3541 Package Top View, Enlarged
Figure 3: CHL8325A/B Package Top View, Enlarged
2
June 21, 2013 | FINAL | V1.09