HUF76619D3, HUF76619D3S
Data Sheet
November 1999
File Number
4690.3
18A, 100V, 0.087 Ohm, N-Channel, Logic
Level UltraFET® Power MOSFET
Title
UF7
19D
UF76
9D3
bjec
HUF76619D3
Packaging
JEDEC TO-251AA
DRAIN
(FLANGE)
JEDEC TO-252AA
DRAIN
(FLANGE)
Features
• Ultra Low On-Resistance
- r
DS(ON)
= 0.085
Ω,
V
GS
=
10V
- r
DS(ON)
= 0.087
Ω,
V
GS
=
5V
• Simulation Models
- Temperature Compensated PSPICE® and SABER™
Electrical Models
- Spice and SABER Thermal Impedance Models
- www.Intersil.com
• Peak Current vs Pulse Width Curve
• UIS Rating Curve
• Switching Time vs R
GS
Curves
SOURCE
DRAIN
GATE
GATE
SOURCE
HUF76619D3S
0V,
87
m,
A,
ann
gic
vel
raF
wer
OSF
)
utho
eyw
s
tersi
rpor
on,
ann
gic
vel
raF
wer
Symbol
D
Ordering Information
G
PART NUMBER
HUF76619D3
S
PACKAGE
TO-251AA
TO-252AA
BRAND
76619D
76619D
HUF76619D3S
NOTE: When ordering, use the entire part number. Add the suffix T to
obtain the TO-252AA variant in tape and reel, e.g., HUF76619D3ST.
Absolute Maximum Ratings
T
C
= 25
o
C, Unless Otherwise Specified
HUF76619D3, HUF76619D3S
100
100
±
16
18
18
12
12
Figure 4
Figures 6, 17, 18
75
0.5
-55 to 175
300
260
UNITS
V
V
V
A
A
A
A
Drain to Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V
DSS
Drain to Gate Voltage (R
GS
= 20k
Ω
) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
DGR
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V
GS
Drain Current
Continuous (T
C
= 25
o
C, V
GS
= 5V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Continuous (T
C
= 25
o
C, V
GS
= 10V) (Figure 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Continuous (T
C
= 100
o
C, V
GS
= 5V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Continuous (T
C
= 100
o
C, V
GS
= 4.5V) (Figure 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
Pulsed Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
DM
Pulsed Avalanche Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . UIS
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P
D
Derate Above 25
o
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
J
, T
STG
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
L
Package Body for 10s, See Techbrief TB334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
pkg
NOTES:
1. T
J
= 25
o
C to 150
o
C.
W
W/
o
C
o
C
o
C
o
C
CAUTION:
Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Product reliability information can be found at http://www.mtp.intersil.com/reliability.html
For severe environments, see our Automotive HUFA series.
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.
©2001 Fairchild Semiconductor Corporation
HUF76619D3, HUF76619D3S Rev. A
HUF76619D3, HUF76619D3S
Electrical Specifications
PARAMETER
OFF STATE SPECIFICATIONS
Drain to Source Breakdown Voltage
BV
DSS
I
DSS
I
GSS
V
GS(TH)
r
DS(ON)
I
D
= 250
µ
A, V
GS
= 0V (Figure 12)
I
D
= 250
µ
A, V
GS
= 0V , T
C
= -40
o
C (Figure 12)
Zero Gate Voltage Drain Current
V
DS
= 95V, V
GS
= 0V
V
DS
= 90V, V
GS
= 0V, T
C
= 150
o
C
Gate to Source Leakage Current
ON STATE SPECIFICATIONS
Gate to Source Threshold Voltage
Drain to Source On Resistance
V
GS
= V
DS
, I
D
= 250
µ
A (Figure 11)
I
D
= 18A, V
GS
= 10V (Figures 9, 10)
I
D
= 12A, V
GS
= 5V (Figure 9)
I
D
= 12A, V
GS
= 4.5V (Figure 9
THERMAL SPECIFICATIONS
Thermal Resistance Junction to Case
Thermal Resistance Junction to
Ambient
R
θ
JC
R
θ
JA
TO-251AA, TO-252AA
-
-
-
-
2.0
100
o
C/W
o
C/W
T
C
= 25
o
C, Unless Otherwise Specified
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
100
95
-
-
-
-
-
-
-
-
-
-
1
250
±
100
3
0.085
0.087
0.089
V
V
µ
A
µ
A
nA
V
GS
=
±
16V
1
-
-
-
-
0.065
0.072
0.074
V
Ω
Ω
Ω
SWITCHING SPECIFICATIONS
(V
GS
= 4.5V)
Turn-On Time
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Turn-Off Time
t
ON
t
d(ON)
t
r
t
d(OFF)
t
f
t
OFF
t
ON
t
d(ON)
t
r
t
d(OFF)
t
f
t
OFF
Q
g(TOT)
Q
g(5)
Q
g(TH)
Q
gs
Q
gd
C
ISS
C
OSS
C
RSS
V
DS
= 25V, V
GS
= 0V,
f = 1MHz
(Figure 13)
V
GS
= 0V to 10V
V
GS
= 0V to 5V
V
GS
= 0V to 1V
V
DD
= 30V,
I
D
= 12A,
I
g(REF)
= 1.0mA
(Figures 14, 19, 20)
V
DD
= 50V, I
D
= 18A
V
GS
=
10V,
R
GS
= 12
Ω
(Figures 16, 21, 22)
V
DD
= 50V, I
D
= 12A
V
GS
=
4.5V, R
GS
= 12
Ω
(Figures 15, 21, 22)
-
-
-
-
-
-
-
10
82
32
42
-
137
-
-
-
-
111
ns
ns
ns
ns
ns
ns
SWITCHING SPECIFICATIONS
(V
GS
= 10V)
Turn-On Time
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Turn-Off Time
GATE CHARGE SPECIFICATIONS
Total Gate Charge
Gate Charge at 5V
Threshold Gate Charge
Gate to Source Gate Charge
Gate to Drain “Miller” Charge
CAPACITANCE SPECIFICATIONS
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
-
-
-
767
138
20
-
-
-
pF
pF
pF
-
-
-
-
-
24
13
0.74
2.2
6.7
29
16
0.89
-
-
nC
nC
nC
nC
nC
-
-
-
-
-
-
-
6
30
50
52
-
53
-
-
-
-
153
ns
ns
ns
ns
ns
ns
Source to Drain Diode Specifications
PARAMETER
Source to Drain Diode Voltage
SYMBOL
V
SD
t
rr
Q
RR
I
SD
=12A
I
SD
= 6A
Reverse Recovery Time
Reverse Recovered Charge
I
SD
= 12A, dI
SD
/dt = 100A/µs
I
SD
= 12A, dI
SD
/dt = 100A/µs
TEST CONDITIONS
MIN
-
-
-
-
TYP
-
-
-
-
MAX
1.25
1.0
101
333
UNITS
V
V
ns
nC
©2001 Fairchild Semiconductor Corporation
HUF76619D3, HUF76619D3S Rev. A
HUF76619D3, HUF76619D3S
Typical Performance Curves
1.2
POWER DISSIPATION MULTIPLIER
1.0
I
D
, DRAIN CURRENT (A)
15
V
GS
= 4.5V
10
0.8
0.6
0.4
0.2
0
0
25
50
75
100
125
150
175
T
C
, CASE TEMPERATURE (
o
C)
0
25
50
75
100
125
150
175
T
C
, CASE TEMPERATURE (
o
C)
20
V
GS
= 10V
5
FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE
TEMPERATURE
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
CASE TEMPERATURE
2
1
THERMAL IMPEDANCE
Z
θJC
, NORMALIZED
DUTY CYCLE - DESCENDING ORDER
0.5
0.2
0.1
0.05
0.02
0.01
P
DM
0.1
t
1
t
2
SINGLE PULSE
0.01
10
-5
10
-4
10
-3
10
-2
t, RECTANGULAR PULSE DURATION (s)
10
-1
NOTES:
DUTY FACTOR: D = t
1
/t
2
PEAK T
J
= P
DM
x Z
θJC
x R
θJC
+ T
C
10
0
10
1
FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE
200
T
C
= 25
o
C
FOR TEMPERATURES
ABOVE 25
o
C DERATE PEAK
CURRENT AS FOLLOWS:
I = I
25
V
GS
= 5V
V
GS
= 10V
TRANSCONDUCTANCE
MAY LIMIT CURRENT
IN THIS REGION
175 - T
C
150
I
DM
, PEAK CURRENT (A)
100
10
10
-5
10
-4
10
-3
10
-2
t, PULSE WIDTH (s)
10
-1
10
0
10
1
FIGURE 4. PEAK CURRENT CAPABILITY
©2001 Fairchild Semiconductor Corporation
HUF76619D3, HUF76619D3S Rev. A
HUF76619D3, HUF76619D3S
Typical Performance Curves
500
I
AS
, AVALANCHE CURRENT (A)
(Continued)
500
If R = 0
t
AV
= (L)(I
AS
)/(1.3*RATED BV
DSS
- V
DD
)
If R
≠
0
t
AV
= (L/R)ln[(I
AS
*R)/(1.3*RATED BV
DSS
- V
DD
) +1]
STARTING T
J
= 25
o
C
10
I
D
, DRAIN CURRENT (A)
100
100
10
OPERATION IN THIS
AREA MAY BE
LIMITED BY r
DS(ON)
SINGLE PULSE
T
J
= MAX RATED T
C
= 25
o
C
.1
1
10
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
100µs
1ms
10ms
1
STARTING T
J
= 150
o
C
1
100
200
0.001
0.01
0.1
1
10
t
AV
, TIME IN AVALANCHE (ms)
NOTE: Refer to Intersil Application Notes AN9321 and AN9322.
FIGURE 5. FORWARD BIAS SAFE OPERATING AREA
FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING
CAPABILITY
25
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
V
DD
= 15V
I
D
, DRAIN CURRENT (A)
30
V
GS
= 10V
V
GS
= 5V
V
GS
= 4V
20
I
D,
DRAIN CURRENT (A)
24
15
T
J
= 25
o
C
T
J
= 175
o
C
5
T
J
= -55
o
C
0
2
3
4
V
GS
, GATE TO SOURCE VOLTAGE (V)
5
18
V
GS
= 3.5V
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
V
GS
= 3V
T
c
= 25
o
C
10
12
6
0
0
1
2
3
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
4
FIGURE 7. TRANSFER CHARACTERISTICS
FIGURE 8. SATURATION CHARACTERISTICS
110
NORMALIZED DRAIN TO SOURCE
ON RESISTANCE
r
DS(ON)
, DRAIN TO SOURCE
ON RESISTANCE (mΩ)
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
T
C
= 25
o
C
I
D
= 12A
3.0
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
2.5
100
90
2.0
80
I
D
= 6A
70
I
D
= 18A
1.5
1.0
V
GS
= 10V, I
D
= 18A
0.5
-80
-40
0
40
80
120
160
200
60
2
4
6
8
V
GS
, GATE TO SOURCE VOLTAGE (V)
10
T
J
, JUNCTION TEMPERATURE (
o
C)
FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE
VOLTAGE AND DRAIN CURRENT
FIGURE 10. NORMALIZED DRAIN TO SOURCE ON
RESISTANCE vs JUNCTION TEMPERATURE
©2001 Fairchild Semiconductor Corporation
HUF76619D3, HUF76619D3S Rev. A
HUF76619D3, HUF76619D3S
Typical Performance Curves
1.2
NORMALIZED DRAIN TO SOURCE
BREAKDOWN VOLTAGE
V
GS
= V
DS
, I
D
= 250µA
NORMALIZED GATE
THRESHOLD VOLTAGE
(Continued)
1.2
I
D
= 250µA
0.9
1.1
0.6
1.0
0.3
-80
-40
0
40
80
120
160
T
J
, JUNCTION TEMPERATURE (
o
C)
200
0.9
-80
-40
0
40
80
120
160
200
T
J
, JUNCTION TEMPERATURE (
o
C)
FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs
JUNCTION TEMPERATURE
FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN
VOLTAGE vs JUNCTION TEMPERATURE
10
2000
1000
C, CAPACITANCE (pF)
C
ISS
=
C
GS
+ C
GD
V
GS
, GATE TO SOURCE VOLTAGE (V)
V
DD
= 50V
8
6
C
OSS
≅
C
DS
+ C
GD
100
4
2
V
GS
= 0V, f = 1MHz
10
0.1
C
RSS
=
C
GD
100
WAVEFORMS IN
DESCENDING ORDER:
I
D
= 18A
I
D
= 12A
I
D
= 6A
0
5
10
15
Q
g
, GATE CHARGE (nC)
20
25
0
1.0
10
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
NOTE: Refer to Intersil Application Notes AN7254 and AN7260.
FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT
GATE CURRENT
200
V
GS
= 4.5V, V
DD
= 50V, I
D
= 12A
t
r
SWITCHING TIME (ns)
160
SWITCHING TIME (ns)
200
V
GS
= 10V, V
DD
= 50V, I
D
= 18A
t
d(OFF)
160
120
t
d(OFF)
t
f
120
t
f
80
t
r
40
t
d(ON)
0
80
40
t
d(ON)
0
0
10
20
30
40
50
R
GS
, GATE TO SOURCE RESISTANCE (Ω)
0
10
20
30
40
R
GS
, GATE TO SOURCE RESISTANCE (Ω)
50
FIGURE 15. SWITCHING TIME vs GATE RESISTANCE
FIGURE 16. SWITCHING TIME vs GATE RESISTANCE
©2001 Fairchild Semiconductor Corporation
HUF76619D3, HUF76619D3S Rev. A
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
