EEWORLDEEWORLDEEWORLD

Part Number

Search

550MJ25M0000DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550MJ25M0000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550MJ25M0000DG - - View Buy Now

550MJ25M0000DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550MJ25M0000DG Parametric

Parameter NameAttribute value
typeVCXO
frequency25MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)±130ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
AMR voice playback, please help an expert. See...
The situation is as follows: I want to implement the softphone function on a PocketPC with a CPU main frequency of 200MHz (operating system Windows Mobile 5.0) and transmit voice in AMR format. I need...
pcwe Embedded System
Electronic competition information, welcome to share
[i=s] This post was last edited by paulhyde on 2014-9-15 03:29 [/i] Electronic competition information, welcome to share...
W1Z1Q Electronics Design Contest
SPI driver problem under Fujitsu FM3 official RT-Thread operating system
I have ported the RT-Thread operating system to the Fujitsu FM3 official board. I have encountered some problems with the SPI driver. I would like to ask for advice. First, the sending in the SPI driv...
yang.aiquan DIY/Open Source Hardware
Summary of MCU Learning Experience
[b]1. Microcontroller Programming Skills - Powerful Clock Interrupts [/b] [b] [/b]In microcontroller programming, setting a good clock interrupt will enable one CPU to function as two CPUs, greatly fa...
空气 MCU
Development stories of famous companies
Prologue: If you want to do something, make it an industry standard. As night fell on Ofuna Street, the lights in Mitsubishi Electric's research building were still bright. In the room where the crypt...
wonderto Test/Measurement
Is there any abnormal interference signal output from the GD32F350 pin?
GD32F350 uses Timer1. According to the routine, channels 1, 2, and 3 generate PWM signals normally. When channels 2 and 3 are not used, the PB10 pin has an irregular waveform output, which is suspecte...
tianjiu GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1705  2344  1363  2150  938  35  48  28  44  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号