EEWORLDEEWORLDEEWORLD

Part Number

Search

3D7303Z-20

Description
300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
Categorylogic    logic   
File Size29KB,4 Pages
ManufacturerData Delay Devices
Environmental Compliance
Download Datasheet Parametric View All

3D7303Z-20 Overview

300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit

3D7303Z-20 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerData Delay Devices
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codecompliant
seriesCMOS/TTL
Input frequency maximum value (fmax)16.7 MHz
JESD-30 codeR-PDSO-G8
length4.9 mm
Logic integrated circuit typeSILICON DELAY LINE
Number of functions3
Number of taps/steps1
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)20 ns
width3.9 mm
Base Number Matches1
3D7303
MONOLITHIC TRIPLE
FIXED DELAY LINE
(SERIES 3D7303)
FEATURES
All-silicon, low-power CMOS technology
TTL/CMOS compatible inputs and outputs
Vapor phase, IR and wave solderable
Auto-insertable (DIP pkg.)
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range:
10 through 500ns
Delay tolerance:
2% or 1.0ns
Temperature stability:
±3%
typical (0C-70C)
Vdd stability:
±1%
typical (4.75V-5.25V)
Minimum input pulse width:
20% of total
delay
14-pin DIP available as drop-in replacement for
hybrid delay lines
I1
I2
I3
GND
1
2
3
4
8
7
6
5
data
3
®
delay
devices,
inc.
PACKAGES
VDD
O1
O2
O3
I1
N/C
I2
N/C
I3
N/C
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VDD
N/C
O1
N/C
O2
N/C
O3
3D7303M DIP
3D7303H Gull-Wing
(300 Mil)
I1
I2
I3
GND
1
2
3
4
8
7
6
5
VDD
O1
O2
O3
3D7303Z SOIC
(150 Mil)
3D7303 DIP
3D7303G Gull-Wing
3D7303K Unused pins
removed
(300 Mil)
FUNCTIONAL DESCRIPTION
The 3D7303 Triple Delay Line product family consists of fixed-delay
CMOS integrated circuits. Each package contains three matched,
independent delay lines. Delay values can range from 10ns through
500ns. The input is reproduced at the output without inversion,
shifted in time as per the user-specified dash number. The 3D7303
is TTL- and CMOS-compatible, capable of driving ten 74LS-type
loads, and features both rising- and falling-edge accuracy.
PIN DESCRIPTIONS
I1
I2
I3
O1
O2
O3
VCC
GND
N/C
Delay Line 1 Input
Delay Line 2 Input
Delay Line 3 Input
Delay Line 1 Output
Delay Line 2 Output
Delay Line 3 Output
+5 Volts
Ground
No Connection
The all-CMOS 3D7303 integrated circuit has been designed as a
reliable, economic alternative to hybrid TTL fixed delay lines. It is
offered in a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.
TABLE 1: PART NUMBER SPECIFICATIONS
DIP-8
3D7303M
3D7303H
-10
-15
-20
-25
-30
-40
-50
-100
-200
-300
-400
-500
NOTE:
PART NUMBER
SOIC-8
DIP-14
3D7303Z
3D7303
3D7303G
-10
-10
-15
-15
-20
-20
-25
-25
-30
-30
-40
-40
-50
-50
-100
-100
-200
-200
-300
-300
-400
-400
-500
-500
DIP-14
3D7303K
-10
-15
-20
-25
-30
-40
-50
-100
-200
-300
-400
-500
DELAY
PER LINE
(ns)
10
±
1.0
15
±
1.0
20
±
1.0
25
±
1.0
30
±
1.0
40
±
1.0
50
±
1.0
100
±
2.0
200
±
4.0
300
±
6.0
400
±
8.0
500
±
10.0
Max Operating
Frequency
33.3 MHz
22.2 MHz
16.7 MHz
13.3 MHz
11.1 MHz
8.33 MHz
6.67 MHz
3.33 MHz
1.67 MHz
1.11 MHz
0.83 MHz
0.67 MHz
INPUT RESTRICTIONS
Absolute Max
Min Operating
Oper. Freq.
Pulse Width
100.0 MHz
100.0 MHz
100.0 MHz
83.3 MHz
71.4 MHz
62.5 MHz
50.0 MHz
25.0 MHz
12.5 MHz
8.33 MHz
6.25 MHz
5.00 MHz
15.0 ns
22.5 ns
30.0 ns
37.5 ns
45.0 ns
60.0 ns
75.0 ns
150.0 ns
300.0 ns
450.0 ns
600.0 ns
750.0 ns
Absolute Min
Oper. P.W.
5.0 ns
5.0 ns
5.0 ns
6.0 ns
7.0 ns
8.0 ns
10.0 ns
20.0 ns
40.0 ns
60.0 ns
80.0 ns
100.0 ns
Any delay between 10 and 500 ns not shown is also available.
©
1996 Data Delay Devices
Doc #96001
12/2/96
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
Apply for MSP430 samples and get 6 MSP430 development boards at a great discount! What are you waiting for? Apply now!!!
[align=left][color=#000]“TI eStore is having a discount! Come to [color=rgb(205, 23, 31)][url=http://www.ti.com.cn/]ti.com.cn[/url][/color] to apply for MSP430 samples and you will get an eStore disco...
wstt Microcontroller MCU
MPU6050 reading is always 257, what should I do?
#include "stm32f10x_lib.h" #include#include#define SDAin {GPIOB-CRH=0xf0ffffff;GPIOB-CRH|=0x08000000;} #define SDAout {GPIOB-CRH=0xf0ffffff;GPIOB-CRH|=0x03000000;} #define RSDA (GPIOB-IDR0x4000) #defi...
sjw1716094642 stm32/stm8
How to wrap when writing files in EVC? How to control it?
As title...
haohaohao123456 Embedded System
TI's Ultrasonic Sensing Technology for Flow Measurement
Ultrasonic sensing technology uses the time of flight (TOF) of ultrasound waves to correlate with the flow rate of the medium in the pipe section, and obtains the time difference between the propagati...
EEWORLD社区 TI Technology Forum
New technology doubles capacitor energy storage
An innovative encapsulation technique could double the energy stored in capacitors made from nanoparticles of barium titanate (BaTiO3), a material with a high dielectric constant, according to researc...
shcpz Energy Infrastructure?
Does 386 use a pipeline design?
Some books about hardware say that 486 is the first Intel X86 processor to truly adopt pipeline design. Sina.com also says so: http://tech.sina.com.cn/h/2007-03-23/15421431097.shtml But I recently rea...
afg Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 951  2364  2141  2901  690  20  48  44  59  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号